From b1b01f26159e83ffce4a602024bbe30da97885b4 Mon Sep 17 00:00:00 2001 From: Michael Frysinger Date: Fri, 15 Oct 2010 20:32:11 +0000 Subject: [PATCH] libgloss: bfin: add support for bf50x processors Import the headers from VisualDSP and add linker scripts for them. Signed-off-by: Mike Frysinger --- libgloss/ChangeLog | 11 + libgloss/bfin/Makefile.in | 1 + libgloss/bfin/bf504.ld | 26 + libgloss/bfin/bf506.ld | 26 + libgloss/bfin/include/cdefBF504.h | 34 + libgloss/bfin/include/cdefBF504F.h | 34 + libgloss/bfin/include/cdefBF506F.h | 32 + libgloss/bfin/include/cdefBF50x_base.h | 1159 +++++++ libgloss/bfin/include/defBF504.h | 34 + libgloss/bfin/include/defBF504F.h | 100 + libgloss/bfin/include/defBF506F.h | 102 + libgloss/bfin/include/defBF50x_base.h | 3445 +++++++++++++++++++++ libgloss/bfin/include/def_LPBlackfin.h | 8 +- libgloss/bfin/include/sys/_adi_platform.h | 18 +- 14 files changed, 5019 insertions(+), 11 deletions(-) create mode 100644 libgloss/bfin/bf504.ld create mode 100644 libgloss/bfin/bf506.ld create mode 100644 libgloss/bfin/include/cdefBF504.h create mode 100644 libgloss/bfin/include/cdefBF504F.h create mode 100644 libgloss/bfin/include/cdefBF506F.h create mode 100644 libgloss/bfin/include/cdefBF50x_base.h create mode 100644 libgloss/bfin/include/defBF504.h create mode 100644 libgloss/bfin/include/defBF504F.h create mode 100644 libgloss/bfin/include/defBF506F.h create mode 100644 libgloss/bfin/include/defBF50x_base.h diff --git a/libgloss/ChangeLog b/libgloss/ChangeLog index fbe05e03d..919231ebe 100644 --- a/libgloss/ChangeLog +++ b/libgloss/ChangeLog @@ -1,3 +1,14 @@ +2010-10-15 Mike Frysinger + + * bfin/Makefile.in (BOARD_SCRIPTS): Add bf504.ld and bf506.ld. + * bfin/bf504.ld, bfin/bf506.ld: New linker scripts. + * bfin/include/cdefBF504.h, bfin/include/cdefBF504F.h, + bfin/include/cdefBF506F.h, bfin/include/cdefBF50x_base.h, + bfin/include/defBF504.h, bfin/include/defBF504F.h, + bfin/include/defBF506F.h, bfin/include/defBF50x_base.h: New files. + * bfin/include/def_LPBlackfin.h: Add DMC_P for __ADSPBF50x__. + * bfin/include/sys/_adi_platform.h: Include new bf50x headers. + 2010-10-15 Stuart Henderson * bfin/bfin-common-mc.ld: Add .l1.data and .l1.text input sections. diff --git a/libgloss/bfin/Makefile.in b/libgloss/bfin/Makefile.in index 3ab3a18c1..66b154936 100644 --- a/libgloss/bfin/Makefile.in +++ b/libgloss/bfin/Makefile.in @@ -61,6 +61,7 @@ SIM_INSTALL = install-sim # Here is all of the development board stuff BOARD_SCRIPTS = bfin-common-sc.ld bfin-common-mc.ld \ + bf504.ld bf506.ld \ bf512.ld bf514.ld bf516.ld bf518.ld \ bf522.ld bf523.ld bf524.ld bf525.ld bf526.ld bf527.ld \ bf531.ld bf532.ld bf533.ld \ diff --git a/libgloss/bfin/bf504.ld b/libgloss/bfin/bf504.ld new file mode 100644 index 000000000..c77c3c691 --- /dev/null +++ b/libgloss/bfin/bf504.ld @@ -0,0 +1,26 @@ +/* + * The default linker script for standalone executables running on + * ADSP-BF506 processor. + * + * Copyright (C) 2007-2009 Analog Devices, Inc. + * + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +MEMORY +{ + MEM_L1_CODE : ORIGIN = 0xFFA00000, LENGTH = 0x4000 + MEM_L1_CODE_CACHE : ORIGIN = 0xFFA04000, LENGTH = 0x4000 + MEM_L1_SCRATCH : ORIGIN = 0xFFB00000, LENGTH = 0x1000 + MEM_L1_DATA_A : ORIGIN = 0xFF800000, LENGTH = 0x8000 + + MEM_L2 : ORIGIN = 0xFEB00000, LENGTH = 0x0 +} diff --git a/libgloss/bfin/bf506.ld b/libgloss/bfin/bf506.ld new file mode 100644 index 000000000..c77c3c691 --- /dev/null +++ b/libgloss/bfin/bf506.ld @@ -0,0 +1,26 @@ +/* + * The default linker script for standalone executables running on + * ADSP-BF506 processor. + * + * Copyright (C) 2007-2009 Analog Devices, Inc. + * + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +MEMORY +{ + MEM_L1_CODE : ORIGIN = 0xFFA00000, LENGTH = 0x4000 + MEM_L1_CODE_CACHE : ORIGIN = 0xFFA04000, LENGTH = 0x4000 + MEM_L1_SCRATCH : ORIGIN = 0xFFB00000, LENGTH = 0x1000 + MEM_L1_DATA_A : ORIGIN = 0xFF800000, LENGTH = 0x8000 + + MEM_L2 : ORIGIN = 0xFEB00000, LENGTH = 0x0 +} diff --git a/libgloss/bfin/include/cdefBF504.h b/libgloss/bfin/include/cdefBF504.h new file mode 100644 index 000000000..cb698fc18 --- /dev/null +++ b/libgloss/bfin/include/cdefBF504.h @@ -0,0 +1,34 @@ +/* + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +/* +** This include file contains a list of macro "defines" to enable programs +** to use symbolic names for register-access and bit-manipulation for the +** ADSP-BF504 processor. +** +** Copyright (C) 2009 Analog Devices Inc., All Rights Reserved. +*/ + +#ifndef _CDEF_BF504_H +#define _CDEF_BF504_H + +/* Include all Core registers and bit definitions */ +#include + +/* Include cdefBF50x_base.h for the set of #defines that are +** common to all ADSP-BF50x processors +*/ +#include + +/* Define the set of macros that are specific to the ADSP-BF504 processor */ + +#endif /* _CDEF_BF504_H */ diff --git a/libgloss/bfin/include/cdefBF504F.h b/libgloss/bfin/include/cdefBF504F.h new file mode 100644 index 000000000..31f3caffb --- /dev/null +++ b/libgloss/bfin/include/cdefBF504F.h @@ -0,0 +1,34 @@ +/* + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +/* +** This include file contains a list of macro "defines" to enable programs +** to use symbolic names for register-access and bit-manipulation for the +** ADSP-BF504F processor. +** +** Copyright (C) 2009 Analog Devices Inc., All Rights Reserved. +*/ + +#ifndef _CDEF_BF504F_H +#define _CDEF_BF504F_H + +/* Include all Core registers and bit definitions */ +#include + +/* Include cdefBF50x_base.h for the set of #defines that are +** common to all ADSP-BF50x processors +*/ +#include + +/* Define the set of macros that are specific to the ADSP-BF504F processor */ + +#endif /* _CDEF_BF504F_H */ diff --git a/libgloss/bfin/include/cdefBF506F.h b/libgloss/bfin/include/cdefBF506F.h new file mode 100644 index 000000000..f75d73cae --- /dev/null +++ b/libgloss/bfin/include/cdefBF506F.h @@ -0,0 +1,32 @@ +/* + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +/* +** This include file contains a list of macro "defines" to enable programs +** to use symbolic names for register-access and bit-manipulation for the +** ADSP-BF506F processor. +** +** Copyright (C) 2009 Analog Devices Inc., All Rights Reserved. +*/ + +#ifndef _CDEF_BF506F_H +#define _CDEF_BF506F_H + +/* Include all Core registers and bit definitions */ +#include + +/* Include cdefBF50x_base.h for the set of #defines that are +** common to all ADSP-BF50x processors +*/ +#include + +#endif /* _CDEF_BF506F_H */ diff --git a/libgloss/bfin/include/cdefBF50x_base.h b/libgloss/bfin/include/cdefBF50x_base.h new file mode 100644 index 000000000..58de0833b --- /dev/null +++ b/libgloss/bfin/include/cdefBF50x_base.h @@ -0,0 +1,1159 @@ +/* + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +/* +** cdefBF50x_base.h +** +** This include file contains a list of macro "defines" to enable the programmer +** to use symbolic names for the system MMRs common to the ADSP-BF50x parts +** peripherals. +** +** Copyright (C) 2009 Analog Devices Inc., All Rights Reserved. +*/ + +#ifndef _CDEF_BF50X_H +#define _CDEF_BF50X_H + +#include +#include + +#ifdef _MISRA_RULES +#pragma diag(push) +#pragma diag(suppress:misra_rule_19_7:"ADI header allows function macros") +#endif /* _MISRA_RULES */ + +#ifndef _PTR_TO_VOL_VOID_PTR +# ifndef _USE_LEGACY_CDEF_BEHAVIOUR +# define _PTR_TO_VOL_VOID_PTR _PTR_TO_VOL_VOID_PTR +# else +# define _PTR_TO_VOL_VOID_PTR (volatile void **) +# endif +#endif + + +/* Clock and System Control (0xFFC00000 - 0xFFC000FF) */ +#define pPLL_CTL ((volatile uint16_t *)PLL_CTL) +#define pPLL_DIV ((volatile uint16_t *)PLL_DIV) +#define pVR_CTL ((volatile uint16_t *)VR_CTL) +#define pPLL_STAT ((volatile uint16_t *)PLL_STAT) +#define pPLL_LOCKCNT ((volatile uint16_t *)PLL_LOCKCNT) +#define pCHIPID ((volatile uint32_t *)CHIPID) + + +/* System Interrupt Controller (0xFFC00100 - 0xFFC001FF) */ +#define pSWRST ((volatile uint16_t *)SWRST) +#define pSYSCR ((volatile uint16_t *)SYSCR) + +#define pSIC_IMASK0 ((volatile uint32_t *)SIC_IMASK0) +/* legacy register name (below) provided for backwards code compatibility */ +#define pSIC_IMASK ((volatile uint32_t *)SIC_IMASK0) +#define pSIC_IAR0 ((volatile uint32_t *)SIC_IAR0) +#define pSIC_IAR1 ((volatile uint32_t *)SIC_IAR1) +#define pSIC_IAR2 ((volatile uint32_t *)SIC_IAR2) +#define pSIC_IAR3 ((volatile uint32_t *)SIC_IAR3) +#define pSIC_ISR0 ((volatile uint32_t *)SIC_ISR0) +/* legacy register name (below) provided for backwards code compatibility */ +#define pSIC_ISR ((volatile uint32_t *)SIC_ISR0) +#define pSIC_IWR0 ((volatile uint32_t *)SIC_IWR0) +/* legacy register name (below) provided for backwards code compatibility */ +#define pSIC_IWR ((volatile uint32_t *)SIC_IWR0) + +/* SIC Additions to ADSP-BF50x (0xFFC0014C - 0xFFC00162) */ +#define pSIC_IMASK1 ((volatile uint32_t *)SIC_IMASK1) +#define pSIC_IAR4 ((volatile uint32_t *)SIC_IAR4) +#define pSIC_IAR5 ((volatile uint32_t *)SIC_IAR5) +#define pSIC_IAR6 ((volatile uint32_t *)SIC_IAR6) +#define pSIC_ISR1 ((volatile uint32_t *)SIC_ISR1) +#define pSIC_IWR1 ((volatile uint32_t *)SIC_IWR1) + +/* Watchdog Timer (0xFFC00200 - 0xFFC002FF) */ +#define pWDOG_CTL ((volatile uint16_t *)WDOG_CTL) +#define pWDOG_CNT ((volatile uint32_t *)WDOG_CNT) +#define pWDOG_STAT ((volatile uint32_t *)WDOG_STAT) + + +/* UART0 Controller (0xFFC00400 - 0xFFC004FF) */ +#define pUART0_DLL ((volatile uint16_t *)UART0_DLL) +#define pUART0_DLH ((volatile uint16_t *)UART0_DLH) +#define pUART0_GCTL ((volatile uint16_t *)UART0_GCTL) +#define pUART0_LCR ((volatile uint16_t *)UART0_LCR) +#define pUART0_MCR ((volatile uint16_t *)UART0_MCR) +#define pUART0_LSR ((volatile uint16_t *)UART0_LSR) +#define pUART0_MSR ((volatile uint16_t *)UART0_MSR) +#define pUART0_SCR ((volatile uint16_t *)UART0_SCR) +#define pUART0_IER_SET ((volatile uint16_t *)UART0_IER_SET) +#define pUART0_IER_CLEAR ((volatile uint16_t *)UART0_IER_CLEAR) +#define pUART0_THR ((volatile uint16_t *)UART0_THR) +#define pUART0_RBR ((volatile uint16_t *)UART0_RBR) + + +/* SPI0 Controller (0xFFC00500 - 0xFFC005FF)*/ +#define pSPI0_CTL ((volatile uint16_t *)SPI0_CTL) +#define pSPI0_FLG ((volatile uint16_t *)SPI0_FLG) +#define pSPI0_STAT ((volatile uint16_t *)SPI0_STAT) +#define pSPI0_TDBR ((volatile uint16_t *)SPI0_TDBR) +#define pSPI0_RDBR ((volatile uint16_t *)SPI0_RDBR) +#define pSPI0_BAUD ((volatile uint16_t *)SPI0_BAUD) +#define pSPI0_SHADOW ((volatile uint16_t *)SPI0_SHADOW) +/* legacy register names (below) provided for backwards code compatibility */ +#define pSPI_CTL (pSPI0_CTL) +#define pSPI_FLG (pSPI0_FLG) +#define pSPI_STAT (pSPI0_STAT) +#define pSPI_TDBR (pSPI0_TDBR) +#define pSPI_RDBR (pSPI0_RDBR) +#define pSPI_BAUD (pSPI0_BAUD) +#define pSPI_SHADOW (pSPI0_SHADOW) + + +/* TIMER0-7 Registers (0xFFC00600 - 0xFFC006FF) */ +#define pTIMER0_CONFIG ((volatile uint16_t *)TIMER0_CONFIG) +#define pTIMER0_COUNTER ((volatile uint32_t *)TIMER0_COUNTER) +#define pTIMER0_PERIOD ((volatile uint32_t *)TIMER0_PERIOD) +#define pTIMER0_WIDTH ((volatile uint32_t *)TIMER0_WIDTH) + +#define pTIMER1_CONFIG ((volatile uint16_t *)TIMER1_CONFIG) +#define pTIMER1_COUNTER ((volatile uint32_t *)TIMER1_COUNTER) +#define pTIMER1_PERIOD ((volatile uint32_t *)TIMER1_PERIOD) +#define pTIMER1_WIDTH ((volatile uint32_t *)TIMER1_WIDTH) + +#define pTIMER2_CONFIG ((volatile uint16_t *)TIMER2_CONFIG) +#define pTIMER2_COUNTER ((volatile uint32_t *)TIMER2_COUNTER) +#define pTIMER2_PERIOD ((volatile uint32_t *)TIMER2_PERIOD) +#define pTIMER2_WIDTH ((volatile uint32_t *)TIMER2_WIDTH) + +#define pTIMER3_CONFIG ((volatile uint16_t *)TIMER3_CONFIG) +#define pTIMER3_COUNTER ((volatile uint32_t *)TIMER3_COUNTER) +#define pTIMER3_PERIOD ((volatile uint32_t *)TIMER3_PERIOD) +#define pTIMER3_WIDTH ((volatile uint32_t *)TIMER3_WIDTH) + +#define pTIMER4_CONFIG ((volatile uint16_t *)TIMER4_CONFIG) +#define pTIMER4_COUNTER ((volatile uint32_t *)TIMER4_COUNTER) +#define pTIMER4_PERIOD ((volatile uint32_t *)TIMER4_PERIOD) +#define pTIMER4_WIDTH ((volatile uint32_t *)TIMER4_WIDTH) + +#define pTIMER5_CONFIG ((volatile uint16_t *)TIMER5_CONFIG) +#define pTIMER5_COUNTER ((volatile uint32_t *)TIMER5_COUNTER) +#define pTIMER5_PERIOD ((volatile uint32_t *)TIMER5_PERIOD) +#define pTIMER5_WIDTH ((volatile uint32_t *)TIMER5_WIDTH) + +#define pTIMER6_CONFIG ((volatile uint16_t *)TIMER6_CONFIG) +#define pTIMER6_COUNTER ((volatile uint32_t *)TIMER6_COUNTER) +#define pTIMER6_PERIOD ((volatile uint32_t *)TIMER6_PERIOD) +#define pTIMER6_WIDTH ((volatile uint32_t *)TIMER6_WIDTH) + +#define pTIMER7_CONFIG ((volatile uint16_t *)TIMER7_CONFIG) +#define pTIMER7_COUNTER ((volatile uint32_t *)TIMER7_COUNTER) +#define pTIMER7_PERIOD ((volatile uint32_t *)TIMER7_PERIOD) +#define pTIMER7_WIDTH ((volatile uint32_t *)TIMER7_WIDTH) + +#define pTIMER_ENABLE ((volatile uint16_t *)TIMER_ENABLE) +#define pTIMER_DISABLE ((volatile uint16_t *)TIMER_DISABLE) +#define pTIMER_STATUS ((volatile uint32_t *)TIMER_STATUS) + + +/* General Purpose I/O Port F (0xFFC00700 - 0xFFC007FF) */ +#define pPORTFIO ((volatile uint16_t *)PORTFIO) +#define pPORTFIO_CLEAR ((volatile uint16_t *)PORTFIO_CLEAR) +#define pPORTFIO_SET ((volatile uint16_t *)PORTFIO_SET) +#define pPORTFIO_TOGGLE ((volatile uint16_t *)PORTFIO_TOGGLE) +#define pPORTFIO_MASKA ((volatile uint16_t *)PORTFIO_MASKA) +#define pPORTFIO_MASKA_CLEAR ((volatile uint16_t *)PORTFIO_MASKA_CLEAR) +#define pPORTFIO_MASKA_SET ((volatile uint16_t *)PORTFIO_MASKA_SET) +#define pPORTFIO_MASKA_TOGGLE ((volatile uint16_t *)PORTFIO_MASKA_TOGGLE) +#define pPORTFIO_MASKB ((volatile uint16_t *)PORTFIO_MASKB) +#define pPORTFIO_MASKB_CLEAR ((volatile uint16_t *)PORTFIO_MASKB_CLEAR) +#define pPORTFIO_MASKB_SET ((volatile uint16_t *)PORTFIO_MASKB_SET) +#define pPORTFIO_MASKB_TOGGLE ((volatile uint16_t *)PORTFIO_MASKB_TOGGLE) +#define pPORTFIO_DIR ((volatile uint16_t *)PORTFIO_DIR) +#define pPORTFIO_POLAR ((volatile uint16_t *)PORTFIO_POLAR) +#define pPORTFIO_EDGE ((volatile uint16_t *)PORTFIO_EDGE) +#define pPORTFIO_BOTH ((volatile uint16_t *)PORTFIO_BOTH) +#define pPORTFIO_INEN ((volatile uint16_t *)PORTFIO_INEN) + + +/* SPORT0 Controller (0xFFC00800 - 0xFFC008FF) */ +#define pSPORT0_TCR1 ((volatile uint16_t *)SPORT0_TCR1) +#define pSPORT0_TCR2 ((volatile uint16_t *)SPORT0_TCR2) +#define pSPORT0_TCLKDIV ((volatile uint16_t *)SPORT0_TCLKDIV) +#define pSPORT0_TFSDIV ((volatile uint16_t *)SPORT0_TFSDIV) +#define pSPORT0_TX ((volatile uint32_t *)SPORT0_TX) +#define pSPORT0_RX ((volatile uint32_t *)SPORT0_RX) +#define pSPORT0_TX32 ((volatile uint32_t *)SPORT0_TX) +#define pSPORT0_RX32 ((volatile uint32_t *)SPORT0_RX) +#define pSPORT0_TX16 ((volatile uint16_t *)SPORT0_TX) +#define pSPORT0_RX16 ((volatile uint16_t *)SPORT0_RX) +#define pSPORT0_RCR1 ((volatile uint16_t *)SPORT0_RCR1) +#define pSPORT0_RCR2 ((volatile uint16_t *)SPORT0_RCR2) +#define pSPORT0_RCLKDIV ((volatile uint16_t *)SPORT0_RCLKDIV) +#define pSPORT0_RFSDIV ((volatile uint16_t *)SPORT0_RFSDIV) +#define pSPORT0_STAT ((volatile uint16_t *)SPORT0_STAT) +#define pSPORT0_CHNL ((volatile uint16_t *)SPORT0_CHNL) +#define pSPORT0_MCMC1 ((volatile uint16_t *)SPORT0_MCMC1) +#define pSPORT0_MCMC2 ((volatile uint16_t *)SPORT0_MCMC2) +#define pSPORT0_MTCS0 ((volatile uint32_t *)SPORT0_MTCS0) +#define pSPORT0_MTCS1 ((volatile uint32_t *)SPORT0_MTCS1) +#define pSPORT0_MTCS2 ((volatile uint32_t *)SPORT0_MTCS2) +#define pSPORT0_MTCS3 ((volatile uint32_t *)SPORT0_MTCS3) +#define pSPORT0_MRCS0 ((volatile uint32_t *)SPORT0_MRCS0) +#define pSPORT0_MRCS1 ((volatile uint32_t *)SPORT0_MRCS1) +#define pSPORT0_MRCS2 ((volatile uint32_t *)SPORT0_MRCS2) +#define pSPORT0_MRCS3 ((volatile uint32_t *)SPORT0_MRCS3) + + +/* SPORT1 Controller (0xFFC00900 - 0xFFC009FF) */ +#define pSPORT1_TCR1 ((volatile uint16_t *)SPORT1_TCR1) +#define pSPORT1_TCR2 ((volatile uint16_t *)SPORT1_TCR2) +#define pSPORT1_TCLKDIV ((volatile uint16_t *)SPORT1_TCLKDIV) +#define pSPORT1_TFSDIV ((volatile uint16_t *)SPORT1_TFSDIV) +#define pSPORT1_TX ((volatile uint32_t *)SPORT1_TX) +#define pSPORT1_RX ((volatile uint32_t *)SPORT1_RX) +#define pSPORT1_TX32 ((volatile uint32_t *)SPORT1_TX) +#define pSPORT1_RX32 ((volatile uint32_t *)SPORT1_RX) +#define pSPORT1_TX16 ((volatile uint16_t *)SPORT1_TX) +#define pSPORT1_RX16 ((volatile uint16_t *)SPORT1_RX) +#define pSPORT1_RCR1 ((volatile uint16_t *)SPORT1_RCR1) +#define pSPORT1_RCR2 ((volatile uint16_t *)SPORT1_RCR2) +#define pSPORT1_RCLKDIV ((volatile uint16_t *)SPORT1_RCLKDIV) +#define pSPORT1_RFSDIV ((volatile uint16_t *)SPORT1_RFSDIV) +#define pSPORT1_STAT ((volatile uint16_t *)SPORT1_STAT) +#define pSPORT1_CHNL ((volatile uint16_t *)SPORT1_CHNL) +#define pSPORT1_MCMC1 ((volatile uint16_t *)SPORT1_MCMC1) +#define pSPORT1_MCMC2 ((volatile uint16_t *)SPORT1_MCMC2) +#define pSPORT1_MTCS0 ((volatile uint32_t *)SPORT1_MTCS0) +#define pSPORT1_MTCS1 ((volatile uint32_t *)SPORT1_MTCS1) +#define pSPORT1_MTCS2 ((volatile uint32_t *)SPORT1_MTCS2) +#define pSPORT1_MTCS3 ((volatile uint32_t *)SPORT1_MTCS3) +#define pSPORT1_MRCS0 ((volatile uint32_t *)SPORT1_MRCS0) +#define pSPORT1_MRCS1 ((volatile uint32_t *)SPORT1_MRCS1) +#define pSPORT1_MRCS2 ((volatile uint32_t *)SPORT1_MRCS2) +#define pSPORT1_MRCS3 ((volatile uint32_t *)SPORT1_MRCS3) + + +/* External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF) */ +#define pEBIU_AMGCTL ((volatile uint16_t *)EBIU_AMGCTL) +#define pEBIU_AMBCTL ((volatile uint32_t *)EBIU_AMBCTL) +#define pEBIU_MODE ((volatile uint16_t *)EBIU_MODE) +#define pEBIU_FCTL ((volatile uint16_t *)EBIU_FCTL) +#define pEBIU_AMBCTL0 ((volatile uint32_t *)EBIU_AMBCTL) + + +/* DMA Traffic Control Registers (0xFFC00B00 - 0xFFC00BFF) */ +#define pDMA_TC_PER ((volatile uint16_t *)DMA_TC_PER) +#define pDMA_TC_CNT ((volatile uint16_t *)DMA_TC_CNT) + +/* Alternate deprecated register names (below) provided for backwards code compatibility */ +#define pDMA_TCPER ((volatile uint16_t *)DMA_TCPER) +#define pDMA_TCCNT ((volatile uint16_t *)DMA_TCCNT) + +/* DMA Controller (0xFFC00C00 - FFC00FFF)*/ +#define pDMA0_CONFIG ((volatile uint16_t *)DMA0_CONFIG) +#define pDMA0_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA0_NEXT_DESC_PTR) +#define pDMA0_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA0_START_ADDR) +#define pDMA0_X_COUNT ((volatile uint16_t *)DMA0_X_COUNT) +#define pDMA0_Y_COUNT ((volatile uint16_t *)DMA0_Y_COUNT) +#define pDMA0_X_MODIFY ((volatile int16_t *)DMA0_X_MODIFY) +#define pDMA0_Y_MODIFY ((volatile int16_t *)DMA0_Y_MODIFY) +#define pDMA0_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA0_CURR_DESC_PTR) +#define pDMA0_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA0_CURR_ADDR) +#define pDMA0_CURR_X_COUNT ((volatile uint16_t *)DMA0_CURR_X_COUNT) +#define pDMA0_CURR_Y_COUNT ((volatile uint16_t *)DMA0_CURR_Y_COUNT) +#define pDMA0_IRQ_STATUS ((volatile uint16_t *)DMA0_IRQ_STATUS) +#define pDMA0_PERIPHERAL_MAP ((volatile uint16_t *)DMA0_PERIPHERAL_MAP) + +#define pDMA1_CONFIG ((volatile uint16_t *)DMA1_CONFIG) +#define pDMA1_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA1_NEXT_DESC_PTR) +#define pDMA1_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA1_START_ADDR) +#define pDMA1_X_COUNT ((volatile uint16_t *)DMA1_X_COUNT) +#define pDMA1_Y_COUNT ((volatile uint16_t *)DMA1_Y_COUNT) +#define pDMA1_X_MODIFY ((volatile int16_t *)DMA1_X_MODIFY) +#define pDMA1_Y_MODIFY ((volatile int16_t *)DMA1_Y_MODIFY) +#define pDMA1_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA1_CURR_DESC_PTR) +#define pDMA1_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA1_CURR_ADDR) +#define pDMA1_CURR_X_COUNT ((volatile uint16_t *)DMA1_CURR_X_COUNT) +#define pDMA1_CURR_Y_COUNT ((volatile uint16_t *)DMA1_CURR_Y_COUNT) +#define pDMA1_IRQ_STATUS ((volatile uint16_t *)DMA1_IRQ_STATUS) +#define pDMA1_PERIPHERAL_MAP ((volatile uint16_t *)DMA1_PERIPHERAL_MAP) + +#define pDMA2_CONFIG ((volatile uint16_t *)DMA2_CONFIG) +#define pDMA2_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA2_NEXT_DESC_PTR) +#define pDMA2_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA2_START_ADDR) +#define pDMA2_X_COUNT ((volatile uint16_t *)DMA2_X_COUNT) +#define pDMA2_Y_COUNT ((volatile uint16_t *)DMA2_Y_COUNT) +#define pDMA2_X_MODIFY ((volatile int16_t *)DMA2_X_MODIFY) +#define pDMA2_Y_MODIFY ((volatile int16_t *)DMA2_Y_MODIFY) +#define pDMA2_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA2_CURR_DESC_PTR) +#define pDMA2_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA2_CURR_ADDR) +#define pDMA2_CURR_X_COUNT ((volatile uint16_t *)DMA2_CURR_X_COUNT) +#define pDMA2_CURR_Y_COUNT ((volatile uint16_t *)DMA2_CURR_Y_COUNT) +#define pDMA2_IRQ_STATUS ((volatile uint16_t *)DMA2_IRQ_STATUS) +#define pDMA2_PERIPHERAL_MAP ((volatile uint16_t *)DMA2_PERIPHERAL_MAP) + +#define pDMA3_CONFIG ((volatile uint16_t *)DMA3_CONFIG) +#define pDMA3_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA3_NEXT_DESC_PTR) +#define pDMA3_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA3_START_ADDR) +#define pDMA3_X_COUNT ((volatile uint16_t *)DMA3_X_COUNT) +#define pDMA3_Y_COUNT ((volatile uint16_t *)DMA3_Y_COUNT) +#define pDMA3_X_MODIFY ((volatile int16_t *)DMA3_X_MODIFY) +#define pDMA3_Y_MODIFY ((volatile int16_t *)DMA3_Y_MODIFY) +#define pDMA3_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA3_CURR_DESC_PTR) +#define pDMA3_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA3_CURR_ADDR) +#define pDMA3_CURR_X_COUNT ((volatile uint16_t *)DMA3_CURR_X_COUNT) +#define pDMA3_CURR_Y_COUNT ((volatile uint16_t *)DMA3_CURR_Y_COUNT) +#define pDMA3_IRQ_STATUS ((volatile uint16_t *)DMA3_IRQ_STATUS) +#define pDMA3_PERIPHERAL_MAP ((volatile uint16_t *)DMA3_PERIPHERAL_MAP) + +#define pDMA4_CONFIG ((volatile uint16_t *)DMA4_CONFIG) +#define pDMA4_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA4_NEXT_DESC_PTR) +#define pDMA4_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA4_START_ADDR) +#define pDMA4_X_COUNT ((volatile uint16_t *)DMA4_X_COUNT) +#define pDMA4_Y_COUNT ((volatile uint16_t *)DMA4_Y_COUNT) +#define pDMA4_X_MODIFY ((volatile int16_t *)DMA4_X_MODIFY) +#define pDMA4_Y_MODIFY ((volatile int16_t *)DMA4_Y_MODIFY) +#define pDMA4_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA4_CURR_DESC_PTR) +#define pDMA4_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA4_CURR_ADDR) +#define pDMA4_CURR_X_COUNT ((volatile uint16_t *)DMA4_CURR_X_COUNT) +#define pDMA4_CURR_Y_COUNT ((volatile uint16_t *)DMA4_CURR_Y_COUNT) +#define pDMA4_IRQ_STATUS ((volatile uint16_t *)DMA4_IRQ_STATUS) +#define pDMA4_PERIPHERAL_MAP ((volatile uint16_t *)DMA4_PERIPHERAL_MAP) + +#define pDMA5_CONFIG ((volatile uint16_t *)DMA5_CONFIG) +#define pDMA5_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA5_NEXT_DESC_PTR) +#define pDMA5_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA5_START_ADDR) +#define pDMA5_X_COUNT ((volatile uint16_t *)DMA5_X_COUNT) +#define pDMA5_Y_COUNT ((volatile uint16_t *)DMA5_Y_COUNT) +#define pDMA5_X_MODIFY ((volatile int16_t *)DMA5_X_MODIFY) +#define pDMA5_Y_MODIFY ((volatile int16_t *)DMA5_Y_MODIFY) +#define pDMA5_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA5_CURR_DESC_PTR) +#define pDMA5_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA5_CURR_ADDR) +#define pDMA5_CURR_X_COUNT ((volatile uint16_t *)DMA5_CURR_X_COUNT) +#define pDMA5_CURR_Y_COUNT ((volatile uint16_t *)DMA5_CURR_Y_COUNT) +#define pDMA5_IRQ_STATUS ((volatile uint16_t *)DMA5_IRQ_STATUS) +#define pDMA5_PERIPHERAL_MAP ((volatile uint16_t *)DMA5_PERIPHERAL_MAP) + +#define pDMA6_CONFIG ((volatile uint16_t *)DMA6_CONFIG) +#define pDMA6_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA6_NEXT_DESC_PTR) +#define pDMA6_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA6_START_ADDR) +#define pDMA6_X_COUNT ((volatile uint16_t *)DMA6_X_COUNT) +#define pDMA6_Y_COUNT ((volatile uint16_t *)DMA6_Y_COUNT) +#define pDMA6_X_MODIFY ((volatile int16_t *)DMA6_X_MODIFY) +#define pDMA6_Y_MODIFY ((volatile int16_t *)DMA6_Y_MODIFY) +#define pDMA6_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA6_CURR_DESC_PTR) +#define pDMA6_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA6_CURR_ADDR) +#define pDMA6_CURR_X_COUNT ((volatile uint16_t *)DMA6_CURR_X_COUNT) +#define pDMA6_CURR_Y_COUNT ((volatile uint16_t *)DMA6_CURR_Y_COUNT) +#define pDMA6_IRQ_STATUS ((volatile uint16_t *)DMA6_IRQ_STATUS) +#define pDMA6_PERIPHERAL_MAP ((volatile uint16_t *)DMA6_PERIPHERAL_MAP) + +#define pDMA7_CONFIG ((volatile uint16_t *)DMA7_CONFIG) +#define pDMA7_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA7_NEXT_DESC_PTR) +#define pDMA7_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA7_START_ADDR) +#define pDMA7_X_COUNT ((volatile uint16_t *)DMA7_X_COUNT) +#define pDMA7_Y_COUNT ((volatile uint16_t *)DMA7_Y_COUNT) +#define pDMA7_X_MODIFY ((volatile int16_t *)DMA7_X_MODIFY) +#define pDMA7_Y_MODIFY ((volatile int16_t *)DMA7_Y_MODIFY) +#define pDMA7_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA7_CURR_DESC_PTR) +#define pDMA7_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA7_CURR_ADDR) +#define pDMA7_CURR_X_COUNT ((volatile uint16_t *)DMA7_CURR_X_COUNT) +#define pDMA7_CURR_Y_COUNT ((volatile uint16_t *)DMA7_CURR_Y_COUNT) +#define pDMA7_IRQ_STATUS ((volatile uint16_t *)DMA7_IRQ_STATUS) +#define pDMA7_PERIPHERAL_MAP ((volatile uint16_t *)DMA7_PERIPHERAL_MAP) + +#define pDMA8_CONFIG ((volatile uint16_t *)DMA8_CONFIG) +#define pDMA8_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA8_NEXT_DESC_PTR) +#define pDMA8_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA8_START_ADDR) +#define pDMA8_X_COUNT ((volatile uint16_t *)DMA8_X_COUNT) +#define pDMA8_Y_COUNT ((volatile uint16_t *)DMA8_Y_COUNT) +#define pDMA8_X_MODIFY ((volatile int16_t *)DMA8_X_MODIFY) +#define pDMA8_Y_MODIFY ((volatile int16_t *)DMA8_Y_MODIFY) +#define pDMA8_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA8_CURR_DESC_PTR) +#define pDMA8_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA8_CURR_ADDR) +#define pDMA8_CURR_X_COUNT ((volatile uint16_t *)DMA8_CURR_X_COUNT) +#define pDMA8_CURR_Y_COUNT ((volatile uint16_t *)DMA8_CURR_Y_COUNT) +#define pDMA8_IRQ_STATUS ((volatile uint16_t *)DMA8_IRQ_STATUS) +#define pDMA8_PERIPHERAL_MAP ((volatile uint16_t *)DMA8_PERIPHERAL_MAP) + +#define pDMA9_CONFIG ((volatile uint16_t *)DMA9_CONFIG) +#define pDMA9_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA9_NEXT_DESC_PTR) +#define pDMA9_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA9_START_ADDR) +#define pDMA9_X_COUNT ((volatile uint16_t *)DMA9_X_COUNT) +#define pDMA9_Y_COUNT ((volatile uint16_t *)DMA9_Y_COUNT) +#define pDMA9_X_MODIFY ((volatile int16_t *)DMA9_X_MODIFY) +#define pDMA9_Y_MODIFY ((volatile int16_t *)DMA9_Y_MODIFY) +#define pDMA9_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA9_CURR_DESC_PTR) +#define pDMA9_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA9_CURR_ADDR) +#define pDMA9_CURR_X_COUNT ((volatile uint16_t *)DMA9_CURR_X_COUNT) +#define pDMA9_CURR_Y_COUNT ((volatile uint16_t *)DMA9_CURR_Y_COUNT) +#define pDMA9_IRQ_STATUS ((volatile uint16_t *)DMA9_IRQ_STATUS) +#define pDMA9_PERIPHERAL_MAP ((volatile uint16_t *)DMA9_PERIPHERAL_MAP) + +#define pDMA10_CONFIG ((volatile uint16_t *)DMA10_CONFIG) +#define pDMA10_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA10_NEXT_DESC_PTR) +#define pDMA10_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA10_START_ADDR) +#define pDMA10_X_COUNT ((volatile uint16_t *)DMA10_X_COUNT) +#define pDMA10_Y_COUNT ((volatile uint16_t *)DMA10_Y_COUNT) +#define pDMA10_X_MODIFY ((volatile int16_t *)DMA10_X_MODIFY) +#define pDMA10_Y_MODIFY ((volatile int16_t *)DMA10_Y_MODIFY) +#define pDMA10_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA10_CURR_DESC_PTR) +#define pDMA10_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA10_CURR_ADDR) +#define pDMA10_CURR_X_COUNT ((volatile uint16_t *)DMA10_CURR_X_COUNT) +#define pDMA10_CURR_Y_COUNT ((volatile uint16_t *)DMA10_CURR_Y_COUNT) +#define pDMA10_IRQ_STATUS ((volatile uint16_t *)DMA10_IRQ_STATUS) +#define pDMA10_PERIPHERAL_MAP ((volatile uint16_t *)DMA10_PERIPHERAL_MAP) + +#define pDMA11_CONFIG ((volatile uint16_t *)DMA11_CONFIG) +#define pDMA11_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA11_NEXT_DESC_PTR) +#define pDMA11_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA11_START_ADDR) +#define pDMA11_X_COUNT ((volatile uint16_t *)DMA11_X_COUNT) +#define pDMA11_Y_COUNT ((volatile uint16_t *)DMA11_Y_COUNT) +#define pDMA11_X_MODIFY ((volatile int16_t *)DMA11_X_MODIFY) +#define pDMA11_Y_MODIFY ((volatile int16_t *)DMA11_Y_MODIFY) +#define pDMA11_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA11_CURR_DESC_PTR) +#define pDMA11_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA11_CURR_ADDR) +#define pDMA11_CURR_X_COUNT ((volatile uint16_t *)DMA11_CURR_X_COUNT) +#define pDMA11_CURR_Y_COUNT ((volatile uint16_t *)DMA11_CURR_Y_COUNT) +#define pDMA11_IRQ_STATUS ((volatile uint16_t *)DMA11_IRQ_STATUS) +#define pDMA11_PERIPHERAL_MAP ((volatile uint16_t *)DMA11_PERIPHERAL_MAP) + +#define pMDMA_D0_CONFIG ((volatile uint16_t *)MDMA_D0_CONFIG) +#define pMDMA_D0_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D0_NEXT_DESC_PTR) +#define pMDMA_D0_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D0_START_ADDR) +#define pMDMA_D0_X_COUNT ((volatile uint16_t *)MDMA_D0_X_COUNT) +#define pMDMA_D0_Y_COUNT ((volatile uint16_t *)MDMA_D0_Y_COUNT) +#define pMDMA_D0_X_MODIFY ((volatile int16_t *)MDMA_D0_X_MODIFY) +#define pMDMA_D0_Y_MODIFY ((volatile int16_t *)MDMA_D0_Y_MODIFY) +#define pMDMA_D0_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D0_CURR_DESC_PTR) +#define pMDMA_D0_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D0_CURR_ADDR) +#define pMDMA_D0_CURR_X_COUNT ((volatile uint16_t *)MDMA_D0_CURR_X_COUNT) +#define pMDMA_D0_CURR_Y_COUNT ((volatile uint16_t *)MDMA_D0_CURR_Y_COUNT) +#define pMDMA_D0_IRQ_STATUS ((volatile uint16_t *)MDMA_D0_IRQ_STATUS) +#define pMDMA_D0_PERIPHERAL_MAP ((volatile uint16_t *)MDMA_D0_PERIPHERAL_MAP) + +#define pMDMA_S0_CONFIG ((volatile uint16_t *)MDMA_S0_CONFIG) +#define pMDMA_S0_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S0_NEXT_DESC_PTR) +#define pMDMA_S0_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S0_START_ADDR) +#define pMDMA_S0_X_COUNT ((volatile uint16_t *)MDMA_S0_X_COUNT) +#define pMDMA_S0_Y_COUNT ((volatile uint16_t *)MDMA_S0_Y_COUNT) +#define pMDMA_S0_X_MODIFY ((volatile int16_t *)MDMA_S0_X_MODIFY) +#define pMDMA_S0_Y_MODIFY ((volatile int16_t *)MDMA_S0_Y_MODIFY) +#define pMDMA_S0_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S0_CURR_DESC_PTR) +#define pMDMA_S0_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S0_CURR_ADDR) +#define pMDMA_S0_CURR_X_COUNT ((volatile uint16_t *)MDMA_S0_CURR_X_COUNT) +#define pMDMA_S0_CURR_Y_COUNT ((volatile uint16_t *)MDMA_S0_CURR_Y_COUNT) +#define pMDMA_S0_IRQ_STATUS ((volatile uint16_t *)MDMA_S0_IRQ_STATUS) +#define pMDMA_S0_PERIPHERAL_MAP ((volatile uint16_t *)MDMA_S0_PERIPHERAL_MAP) + +#define pMDMA_D1_CONFIG ((volatile uint16_t *)MDMA_D1_CONFIG) +#define pMDMA_D1_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D1_NEXT_DESC_PTR) +#define pMDMA_D1_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D1_START_ADDR) +#define pMDMA_D1_X_COUNT ((volatile uint16_t *)MDMA_D1_X_COUNT) +#define pMDMA_D1_Y_COUNT ((volatile uint16_t *)MDMA_D1_Y_COUNT) +#define pMDMA_D1_X_MODIFY ((volatile int16_t *)MDMA_D1_X_MODIFY) +#define pMDMA_D1_Y_MODIFY ((volatile int16_t *)MDMA_D1_Y_MODIFY) +#define pMDMA_D1_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D1_CURR_DESC_PTR) +#define pMDMA_D1_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D1_CURR_ADDR) +#define pMDMA_D1_CURR_X_COUNT ((volatile uint16_t *)MDMA_D1_CURR_X_COUNT) +#define pMDMA_D1_CURR_Y_COUNT ((volatile uint16_t *)MDMA_D1_CURR_Y_COUNT) +#define pMDMA_D1_IRQ_STATUS ((volatile uint16_t *)MDMA_D1_IRQ_STATUS) +#define pMDMA_D1_PERIPHERAL_MAP ((volatile uint16_t *)MDMA_D1_PERIPHERAL_MAP) + +#define pMDMA_S1_CONFIG ((volatile uint16_t *)MDMA_S1_CONFIG) +#define pMDMA_S1_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S1_NEXT_DESC_PTR) +#define pMDMA_S1_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S1_START_ADDR) +#define pMDMA_S1_X_COUNT ((volatile uint16_t *)MDMA_S1_X_COUNT) +#define pMDMA_S1_Y_COUNT ((volatile uint16_t *)MDMA_S1_Y_COUNT) +#define pMDMA_S1_X_MODIFY ((volatile int16_t *)MDMA_S1_X_MODIFY) +#define pMDMA_S1_Y_MODIFY ((volatile int16_t *)MDMA_S1_Y_MODIFY) +#define pMDMA_S1_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S1_CURR_DESC_PTR) +#define pMDMA_S1_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S1_CURR_ADDR) +#define pMDMA_S1_CURR_X_COUNT ((volatile uint16_t *)MDMA_S1_CURR_X_COUNT) +#define pMDMA_S1_CURR_Y_COUNT ((volatile uint16_t *)MDMA_S1_CURR_Y_COUNT) +#define pMDMA_S1_IRQ_STATUS ((volatile uint16_t *)MDMA_S1_IRQ_STATUS) +#define pMDMA_S1_PERIPHERAL_MAP ((volatile uint16_t *)MDMA_S1_PERIPHERAL_MAP) + + +/* Parallel Peripheral Interface (0xFFC01000 - 0xFFC010FF) */ +#define pPPI_CONTROL ((volatile uint16_t *)PPI_CONTROL) +#define pPPI_STATUS ((volatile uint16_t *)PPI_STATUS) +#define pPPI_DELAY ((volatile uint16_t *)PPI_DELAY) +#define pPPI_COUNT ((volatile uint16_t *)PPI_COUNT) +#define pPPI_FRAME ((volatile uint16_t *)PPI_FRAME) + + +/* Two-Wire Interface (0xFFC01400 - 0xFFC014FF) */ +#define pTWI_CLKDIV ((volatile uint16_t *)TWI_CLKDIV) +#define pTWI_CONTROL ((volatile uint16_t *)TWI_CONTROL) +#define pTWI_SLAVE_CTL ((volatile uint16_t *)TWI_SLAVE_CTL) +#define pTWI_SLAVE_STAT ((volatile uint16_t *)TWI_SLAVE_STAT) +#define pTWI_SLAVE_ADDR ((volatile uint16_t *)TWI_SLAVE_ADDR) +#define pTWI_MASTER_CTL ((volatile uint16_t *)TWI_MASTER_CTL) +#define pTWI_MASTER_STAT ((volatile uint16_t *)TWI_MASTER_STAT) +#define pTWI_MASTER_ADDR ((volatile uint16_t *)TWI_MASTER_ADDR) +#define pTWI_INT_STAT ((volatile uint16_t *)TWI_INT_STAT) +#define pTWI_INT_MASK ((volatile uint16_t *)TWI_INT_MASK) +#define pTWI_FIFO_CTL ((volatile uint16_t *)TWI_FIFO_CTL) +#define pTWI_FIFO_STAT ((volatile uint16_t *)TWI_FIFO_STAT) +#define pTWI_XMT_DATA8 ((volatile uint16_t *)TWI_XMT_DATA8) +#define pTWI_XMT_DATA16 ((volatile uint16_t *)TWI_XMT_DATA16) +#define pTWI_RCV_DATA8 ((volatile uint16_t *)TWI_RCV_DATA8) +#define pTWI_RCV_DATA16 ((volatile uint16_t *)TWI_RCV_DATA16) + + +/* General Purpose I/O Port G (0xFFC01500 - 0xFFC015FF) */ +#define pPORTGIO ((volatile uint16_t *)PORTGIO) +#define pPORTGIO_CLEAR ((volatile uint16_t *)PORTGIO_CLEAR) +#define pPORTGIO_SET ((volatile uint16_t *)PORTGIO_SET) +#define pPORTGIO_TOGGLE ((volatile uint16_t *)PORTGIO_TOGGLE) +#define pPORTGIO_MASKA ((volatile uint16_t *)PORTGIO_MASKA) +#define pPORTGIO_MASKA_CLEAR ((volatile uint16_t *)PORTGIO_MASKA_CLEAR) +#define pPORTGIO_MASKA_SET ((volatile uint16_t *)PORTGIO_MASKA_SET) +#define pPORTGIO_MASKA_TOGGLE ((volatile uint16_t *)PORTGIO_MASKA_TOGGLE) +#define pPORTGIO_MASKB ((volatile uint16_t *)PORTGIO_MASKB) +#define pPORTGIO_MASKB_CLEAR ((volatile uint16_t *)PORTGIO_MASKB_CLEAR) +#define pPORTGIO_MASKB_SET ((volatile uint16_t *)PORTGIO_MASKB_SET) +#define pPORTGIO_MASKB_TOGGLE ((volatile uint16_t *)PORTGIO_MASKB_TOGGLE) +#define pPORTGIO_DIR ((volatile uint16_t *)PORTGIO_DIR) +#define pPORTGIO_POLAR ((volatile uint16_t *)PORTGIO_POLAR) +#define pPORTGIO_EDGE ((volatile uint16_t *)PORTGIO_EDGE) +#define pPORTGIO_BOTH ((volatile uint16_t *)PORTGIO_BOTH) +#define pPORTGIO_INEN ((volatile uint16_t *)PORTGIO_INEN) + + +/* General Purpose I/O Port H (0xFFC01700 - 0xFFC017FF) */ +#define pPORTHIO ((volatile uint16_t *)PORTHIO) +#define pPORTHIO_CLEAR ((volatile uint16_t *)PORTHIO_CLEAR) +#define pPORTHIO_SET ((volatile uint16_t *)PORTHIO_SET) +#define pPORTHIO_TOGGLE ((volatile uint16_t *)PORTHIO_TOGGLE) +#define pPORTHIO_MASKA ((volatile uint16_t *)PORTHIO_MASKA) +#define pPORTHIO_MASKA_CLEAR ((volatile uint16_t *)PORTHIO_MASKA_CLEAR) +#define pPORTHIO_MASKA_SET ((volatile uint16_t *)PORTHIO_MASKA_SET) +#define pPORTHIO_MASKA_TOGGLE ((volatile uint16_t *)PORTHIO_MASKA_TOGGLE) +#define pPORTHIO_MASKB ((volatile uint16_t *)PORTHIO_MASKB) +#define pPORTHIO_MASKB_CLEAR ((volatile uint16_t *)PORTHIO_MASKB_CLEAR) +#define pPORTHIO_MASKB_SET ((volatile uint16_t *)PORTHIO_MASKB_SET) +#define pPORTHIO_MASKB_TOGGLE ((volatile uint16_t *)PORTHIO_MASKB_TOGGLE) +#define pPORTHIO_DIR ((volatile uint16_t *)PORTHIO_DIR) +#define pPORTHIO_POLAR ((volatile uint16_t *)PORTHIO_POLAR) +#define pPORTHIO_EDGE ((volatile uint16_t *)PORTHIO_EDGE) +#define pPORTHIO_BOTH ((volatile uint16_t *)PORTHIO_BOTH) +#define pPORTHIO_INEN ((volatile uint16_t *)PORTHIO_INEN) + + +/* UART1 Controller (0xFFC02000 - 0xFFC020FF) */ +#define pUART1_DLL ((volatile uint16_t *)UART1_DLL) +#define pUART1_DLH ((volatile uint16_t *)UART1_DLH) +#define pUART1_GCTL ((volatile uint16_t *)UART1_GCTL) +#define pUART1_LCR ((volatile uint16_t *)UART1_LCR) +#define pUART1_MCR ((volatile uint16_t *)UART1_MCR) +#define pUART1_LSR ((volatile uint16_t *)UART1_LSR) +#define pUART1_MSR ((volatile uint16_t *)UART1_MSR) +#define pUART1_SCR ((volatile uint16_t *)UART1_SCR) +#define pUART1_IER_SET ((volatile uint16_t *)UART1_IER_SET) +#define pUART1_IER_CLEAR ((volatile uint16_t *)UART1_IER_CLEAR) +#define pUART1_THR ((volatile uint16_t *)UART1_THR) +#define pUART1_RBR ((volatile uint16_t *)UART1_RBR) + + +/* CAN Controller (0xFFC02A00 - 0xFFC02FFF) */ +/* For Mailboxes 0-15 */ +#define pCAN_MC1 ((volatile uint16_t *)CAN_MC1) +#define pCAN_MD1 ((volatile uint16_t *)CAN_MD1) +#define pCAN_TRS1 ((volatile uint16_t *)CAN_TRS1) +#define pCAN_TRR1 ((volatile uint16_t *)CAN_TRR1) +#define pCAN_TA1 ((volatile uint16_t *)CAN_TA1) +#define pCAN_AA1 ((volatile uint16_t *)CAN_AA1) +#define pCAN_RMP1 ((volatile uint16_t *)CAN_RMP1) +#define pCAN_RML1 ((volatile uint16_t *)CAN_RML1) +#define pCAN_MBTIF1 ((volatile uint16_t *)CAN_MBTIF1) +#define pCAN_MBRIF1 ((volatile uint16_t *)CAN_MBRIF1) +#define pCAN_MBIM1 ((volatile uint16_t *)CAN_MBIM1) +#define pCAN_RFH1 ((volatile uint16_t *)CAN_RFH1) +#define pCAN_OPSS1 ((volatile uint16_t *)CAN_OPSS1) + +/* For Mailboxes 16-31 */ +#define pCAN_MC2 ((volatile uint16_t *)CAN_MC2) +#define pCAN_MD2 ((volatile uint16_t *)CAN_MD2) +#define pCAN_TRS2 ((volatile uint16_t *)CAN_TRS2) +#define pCAN_TRR2 ((volatile uint16_t *)CAN_TRR2) +#define pCAN_TA2 ((volatile uint16_t *)CAN_TA2) +#define pCAN_AA2 ((volatile uint16_t *)CAN_AA2) +#define pCAN_RMP2 ((volatile uint16_t *)CAN_RMP2) +#define pCAN_RML2 ((volatile uint16_t *)CAN_RML2) +#define pCAN_MBTIF2 ((volatile uint16_t *)CAN_MBTIF2) +#define pCAN_MBRIF2 ((volatile uint16_t *)CAN_MBRIF2) +#define pCAN_MBIM2 ((volatile uint16_t *)CAN_MBIM2) +#define pCAN_RFH2 ((volatile uint16_t *)CAN_RFH2) +#define pCAN_OPSS2 ((volatile uint16_t *)CAN_OPSS2) + +#define pCAN_CLOCK ((volatile uint16_t *)CAN_CLOCK) +#define pCAN_TIMING ((volatile uint16_t *)CAN_TIMING) +#define pCAN_DEBUG ((volatile uint16_t *)CAN_DEBUG) +#define pCAN_STATUS ((volatile uint16_t *)CAN_STATUS) +#define pCAN_CEC ((volatile uint16_t *)CAN_CEC) +#define pCAN_GIS ((volatile uint16_t *)CAN_GIS) +#define pCAN_GIM ((volatile uint16_t *)CAN_GIM) +#define pCAN_GIF ((volatile uint16_t *)CAN_GIF) +#define pCAN_CONTROL ((volatile uint16_t *)CAN_CONTROL) +#define pCAN_INTR ((volatile uint16_t *)CAN_INTR) +#define pCAN_MBTD ((volatile uint16_t *)CAN_MBTD) +#define pCAN_EWR ((volatile uint16_t *)CAN_EWR) +#define pCAN_ESR ((volatile uint16_t *)CAN_ESR) +#define pCAN_UCCNT ((volatile uint16_t *)CAN_UCCNT) +#define pCAN_UCRC ((volatile uint16_t *)CAN_UCRC) +#define pCAN_UCCNF ((volatile uint16_t *)CAN_UCCNF) + +/* Mailbox Acceptance Masks */ +#define pCAN_AM00L ((volatile uint16_t *)CAN_AM00L) +#define pCAN_AM00H ((volatile uint16_t *)CAN_AM00H) +#define pCAN_AM01L ((volatile uint16_t *)CAN_AM01L) +#define pCAN_AM01H ((volatile uint16_t *)CAN_AM01H) +#define pCAN_AM02L ((volatile uint16_t *)CAN_AM02L) +#define pCAN_AM02H ((volatile uint16_t *)CAN_AM02H) +#define pCAN_AM03L ((volatile uint16_t *)CAN_AM03L) +#define pCAN_AM03H ((volatile uint16_t *)CAN_AM03H) +#define pCAN_AM04L ((volatile uint16_t *)CAN_AM04L) +#define pCAN_AM04H ((volatile uint16_t *)CAN_AM04H) +#define pCAN_AM05L ((volatile uint16_t *)CAN_AM05L) +#define pCAN_AM05H ((volatile uint16_t *)CAN_AM05H) +#define pCAN_AM06L ((volatile uint16_t *)CAN_AM06L) +#define pCAN_AM06H ((volatile uint16_t *)CAN_AM06H) +#define pCAN_AM07L ((volatile uint16_t *)CAN_AM07L) +#define pCAN_AM07H ((volatile uint16_t *)CAN_AM07H) +#define pCAN_AM08L ((volatile uint16_t *)CAN_AM08L) +#define pCAN_AM08H ((volatile uint16_t *)CAN_AM08H) +#define pCAN_AM09L ((volatile uint16_t *)CAN_AM09L) +#define pCAN_AM09H ((volatile uint16_t *)CAN_AM09H) +#define pCAN_AM10L ((volatile uint16_t *)CAN_AM10L) +#define pCAN_AM10H ((volatile uint16_t *)CAN_AM10H) +#define pCAN_AM11L ((volatile uint16_t *)CAN_AM11L) +#define pCAN_AM11H ((volatile uint16_t *)CAN_AM11H) +#define pCAN_AM12L ((volatile uint16_t *)CAN_AM12L) +#define pCAN_AM12H ((volatile uint16_t *)CAN_AM12H) +#define pCAN_AM13L ((volatile uint16_t *)CAN_AM13L) +#define pCAN_AM13H ((volatile uint16_t *)CAN_AM13H) +#define pCAN_AM14L ((volatile uint16_t *)CAN_AM14L) +#define pCAN_AM14H ((volatile uint16_t *)CAN_AM14H) +#define pCAN_AM15L ((volatile uint16_t *)CAN_AM15L) +#define pCAN_AM15H ((volatile uint16_t *)CAN_AM15H) + +#define pCAN_AM16L ((volatile uint16_t *)CAN_AM16L) +#define pCAN_AM16H ((volatile uint16_t *)CAN_AM16H) +#define pCAN_AM17L ((volatile uint16_t *)CAN_AM17L) +#define pCAN_AM17H ((volatile uint16_t *)CAN_AM17H) +#define pCAN_AM18L ((volatile uint16_t *)CAN_AM18L) +#define pCAN_AM18H ((volatile uint16_t *)CAN_AM18H) +#define pCAN_AM19L ((volatile uint16_t *)CAN_AM19L) +#define pCAN_AM19H ((volatile uint16_t *)CAN_AM19H) +#define pCAN_AM20L ((volatile uint16_t *)CAN_AM20L) +#define pCAN_AM20H ((volatile uint16_t *)CAN_AM20H) +#define pCAN_AM21L ((volatile uint16_t *)CAN_AM21L) +#define pCAN_AM21H ((volatile uint16_t *)CAN_AM21H) +#define pCAN_AM22L ((volatile uint16_t *)CAN_AM22L) +#define pCAN_AM22H ((volatile uint16_t *)CAN_AM22H) +#define pCAN_AM23L ((volatile uint16_t *)CAN_AM23L) +#define pCAN_AM23H ((volatile uint16_t *)CAN_AM23H) +#define pCAN_AM24L ((volatile uint16_t *)CAN_AM24L) +#define pCAN_AM24H ((volatile uint16_t *)CAN_AM24H) +#define pCAN_AM25L ((volatile uint16_t *)CAN_AM25L) +#define pCAN_AM25H ((volatile uint16_t *)CAN_AM25H) +#define pCAN_AM26L ((volatile uint16_t *)CAN_AM26L) +#define pCAN_AM26H ((volatile uint16_t *)CAN_AM26H) +#define pCAN_AM27L ((volatile uint16_t *)CAN_AM27L) +#define pCAN_AM27H ((volatile uint16_t *)CAN_AM27H) +#define pCAN_AM28L ((volatile uint16_t *)CAN_AM28L) +#define pCAN_AM28H ((volatile uint16_t *)CAN_AM28H) +#define pCAN_AM29L ((volatile uint16_t *)CAN_AM29L) +#define pCAN_AM29H ((volatile uint16_t *)CAN_AM29H) +#define pCAN_AM30L ((volatile uint16_t *)CAN_AM30L) +#define pCAN_AM30H ((volatile uint16_t *)CAN_AM30H) +#define pCAN_AM31L ((volatile uint16_t *)CAN_AM31L) +#define pCAN_AM31H ((volatile uint16_t *)CAN_AM31H) + +/* CAN Acceptance Mask Area Macros */ +#define pCAN_AM_L(x) ((volatile uint16_t *)CAN_AM_L(x)) +#define pCAN_AM_H(x) ((volatile uint16_t *)CAN_AM_H(x)) + +/* Mailbox Registers */ +#define pCAN_MB00_DATA0 ((volatile uint16_t *)CAN_MB00_DATA0) +#define pCAN_MB00_DATA1 ((volatile uint16_t *)CAN_MB00_DATA1) +#define pCAN_MB00_DATA2 ((volatile uint16_t *)CAN_MB00_DATA2) +#define pCAN_MB00_DATA3 ((volatile uint16_t *)CAN_MB00_DATA3) +#define pCAN_MB00_LENGTH ((volatile uint16_t *)CAN_MB00_LENGTH) +#define pCAN_MB00_TIMESTAMP ((volatile uint16_t *)CAN_MB00_TIMESTAMP) +#define pCAN_MB00_ID0 ((volatile uint16_t *)CAN_MB00_ID0) +#define pCAN_MB00_ID1 ((volatile uint16_t *)CAN_MB00_ID1) + +#define pCAN_MB01_DATA0 ((volatile uint16_t *)CAN_MB01_DATA0) +#define pCAN_MB01_DATA1 ((volatile uint16_t *)CAN_MB01_DATA1) +#define pCAN_MB01_DATA2 ((volatile uint16_t *)CAN_MB01_DATA2) +#define pCAN_MB01_DATA3 ((volatile uint16_t *)CAN_MB01_DATA3) +#define pCAN_MB01_LENGTH ((volatile uint16_t *)CAN_MB01_LENGTH) +#define pCAN_MB01_TIMESTAMP ((volatile uint16_t *)CAN_MB01_TIMESTAMP) +#define pCAN_MB01_ID0 ((volatile uint16_t *)CAN_MB01_ID0) +#define pCAN_MB01_ID1 ((volatile uint16_t *)CAN_MB01_ID1) + +#define pCAN_MB02_DATA0 ((volatile uint16_t *)CAN_MB02_DATA0) +#define pCAN_MB02_DATA1 ((volatile uint16_t *)CAN_MB02_DATA1) +#define pCAN_MB02_DATA2 ((volatile uint16_t *)CAN_MB02_DATA2) +#define pCAN_MB02_DATA3 ((volatile uint16_t *)CAN_MB02_DATA3) +#define pCAN_MB02_LENGTH ((volatile uint16_t *)CAN_MB02_LENGTH) +#define pCAN_MB02_TIMESTAMP ((volatile uint16_t *)CAN_MB02_TIMESTAMP) +#define pCAN_MB02_ID0 ((volatile uint16_t *)CAN_MB02_ID0) +#define pCAN_MB02_ID1 ((volatile uint16_t *)CAN_MB02_ID1) + +#define pCAN_MB03_DATA0 ((volatile uint16_t *)CAN_MB03_DATA0) +#define pCAN_MB03_DATA1 ((volatile uint16_t *)CAN_MB03_DATA1) +#define pCAN_MB03_DATA2 ((volatile uint16_t *)CAN_MB03_DATA2) +#define pCAN_MB03_DATA3 ((volatile uint16_t *)CAN_MB03_DATA3) +#define pCAN_MB03_LENGTH ((volatile uint16_t *)CAN_MB03_LENGTH) +#define pCAN_MB03_TIMESTAMP ((volatile uint16_t *)CAN_MB03_TIMESTAMP) +#define pCAN_MB03_ID0 ((volatile uint16_t *)CAN_MB03_ID0) +#define pCAN_MB03_ID1 ((volatile uint16_t *)CAN_MB03_ID1) + +#define pCAN_MB04_DATA0 ((volatile uint16_t *)CAN_MB04_DATA0) +#define pCAN_MB04_DATA1 ((volatile uint16_t *)CAN_MB04_DATA1) +#define pCAN_MB04_DATA2 ((volatile uint16_t *)CAN_MB04_DATA2) +#define pCAN_MB04_DATA3 ((volatile uint16_t *)CAN_MB04_DATA3) +#define pCAN_MB04_LENGTH ((volatile uint16_t *)CAN_MB04_LENGTH) +#define pCAN_MB04_TIMESTAMP ((volatile uint16_t *)CAN_MB04_TIMESTAMP) +#define pCAN_MB04_ID0 ((volatile uint16_t *)CAN_MB04_ID0) +#define pCAN_MB04_ID1 ((volatile uint16_t *)CAN_MB04_ID1) + +#define pCAN_MB05_DATA0 ((volatile uint16_t *)CAN_MB05_DATA0) +#define pCAN_MB05_DATA1 ((volatile uint16_t *)CAN_MB05_DATA1) +#define pCAN_MB05_DATA2 ((volatile uint16_t *)CAN_MB05_DATA2) +#define pCAN_MB05_DATA3 ((volatile uint16_t *)CAN_MB05_DATA3) +#define pCAN_MB05_LENGTH ((volatile uint16_t *)CAN_MB05_LENGTH) +#define pCAN_MB05_TIMESTAMP ((volatile uint16_t *)CAN_MB05_TIMESTAMP) +#define pCAN_MB05_ID0 ((volatile uint16_t *)CAN_MB05_ID0) +#define pCAN_MB05_ID1 ((volatile uint16_t *)CAN_MB05_ID1) + +#define pCAN_MB06_DATA0 ((volatile uint16_t *)CAN_MB06_DATA0) +#define pCAN_MB06_DATA1 ((volatile uint16_t *)CAN_MB06_DATA1) +#define pCAN_MB06_DATA2 ((volatile uint16_t *)CAN_MB06_DATA2) +#define pCAN_MB06_DATA3 ((volatile uint16_t *)CAN_MB06_DATA3) +#define pCAN_MB06_LENGTH ((volatile uint16_t *)CAN_MB06_LENGTH) +#define pCAN_MB06_TIMESTAMP ((volatile uint16_t *)CAN_MB06_TIMESTAMP) +#define pCAN_MB06_ID0 ((volatile uint16_t *)CAN_MB06_ID0) +#define pCAN_MB06_ID1 ((volatile uint16_t *)CAN_MB06_ID1) + +#define pCAN_MB07_DATA0 ((volatile uint16_t *)CAN_MB07_DATA0) +#define pCAN_MB07_DATA1 ((volatile uint16_t *)CAN_MB07_DATA1) +#define pCAN_MB07_DATA2 ((volatile uint16_t *)CAN_MB07_DATA2) +#define pCAN_MB07_DATA3 ((volatile uint16_t *)CAN_MB07_DATA3) +#define pCAN_MB07_LENGTH ((volatile uint16_t *)CAN_MB07_LENGTH) +#define pCAN_MB07_TIMESTAMP ((volatile uint16_t *)CAN_MB07_TIMESTAMP) +#define pCAN_MB07_ID0 ((volatile uint16_t *)CAN_MB07_ID0) +#define pCAN_MB07_ID1 ((volatile uint16_t *)CAN_MB07_ID1) + +#define pCAN_MB08_DATA0 ((volatile uint16_t *)CAN_MB08_DATA0) +#define pCAN_MB08_DATA1 ((volatile uint16_t *)CAN_MB08_DATA1) +#define pCAN_MB08_DATA2 ((volatile uint16_t *)CAN_MB08_DATA2) +#define pCAN_MB08_DATA3 ((volatile uint16_t *)CAN_MB08_DATA3) +#define pCAN_MB08_LENGTH ((volatile uint16_t *)CAN_MB08_LENGTH) +#define pCAN_MB08_TIMESTAMP ((volatile uint16_t *)CAN_MB08_TIMESTAMP) +#define pCAN_MB08_ID0 ((volatile uint16_t *)CAN_MB08_ID0) +#define pCAN_MB08_ID1 ((volatile uint16_t *)CAN_MB08_ID1) + +#define pCAN_MB09_DATA0 ((volatile uint16_t *)CAN_MB09_DATA0) +#define pCAN_MB09_DATA1 ((volatile uint16_t *)CAN_MB09_DATA1) +#define pCAN_MB09_DATA2 ((volatile uint16_t *)CAN_MB09_DATA2) +#define pCAN_MB09_DATA3 ((volatile uint16_t *)CAN_MB09_DATA3) +#define pCAN_MB09_LENGTH ((volatile uint16_t *)CAN_MB09_LENGTH) +#define pCAN_MB09_TIMESTAMP ((volatile uint16_t *)CAN_MB09_TIMESTAMP) +#define pCAN_MB09_ID0 ((volatile uint16_t *)CAN_MB09_ID0) +#define pCAN_MB09_ID1 ((volatile uint16_t *)CAN_MB09_ID1) + +#define pCAN_MB10_DATA0 ((volatile uint16_t *)CAN_MB10_DATA0) +#define pCAN_MB10_DATA1 ((volatile uint16_t *)CAN_MB10_DATA1) +#define pCAN_MB10_DATA2 ((volatile uint16_t *)CAN_MB10_DATA2) +#define pCAN_MB10_DATA3 ((volatile uint16_t *)CAN_MB10_DATA3) +#define pCAN_MB10_LENGTH ((volatile uint16_t *)CAN_MB10_LENGTH) +#define pCAN_MB10_TIMESTAMP ((volatile uint16_t *)CAN_MB10_TIMESTAMP) +#define pCAN_MB10_ID0 ((volatile uint16_t *)CAN_MB10_ID0) +#define pCAN_MB10_ID1 ((volatile uint16_t *)CAN_MB10_ID1) + +#define pCAN_MB11_DATA0 ((volatile uint16_t *)CAN_MB11_DATA0) +#define pCAN_MB11_DATA1 ((volatile uint16_t *)CAN_MB11_DATA1) +#define pCAN_MB11_DATA2 ((volatile uint16_t *)CAN_MB11_DATA2) +#define pCAN_MB11_DATA3 ((volatile uint16_t *)CAN_MB11_DATA3) +#define pCAN_MB11_LENGTH ((volatile uint16_t *)CAN_MB11_LENGTH) +#define pCAN_MB11_TIMESTAMP ((volatile uint16_t *)CAN_MB11_TIMESTAMP) +#define pCAN_MB11_ID0 ((volatile uint16_t *)CAN_MB11_ID0) +#define pCAN_MB11_ID1 ((volatile uint16_t *)CAN_MB11_ID1) + +#define pCAN_MB12_DATA0 ((volatile uint16_t *)CAN_MB12_DATA0) +#define pCAN_MB12_DATA1 ((volatile uint16_t *)CAN_MB12_DATA1) +#define pCAN_MB12_DATA2 ((volatile uint16_t *)CAN_MB12_DATA2) +#define pCAN_MB12_DATA3 ((volatile uint16_t *)CAN_MB12_DATA3) +#define pCAN_MB12_LENGTH ((volatile uint16_t *)CAN_MB12_LENGTH) +#define pCAN_MB12_TIMESTAMP ((volatile uint16_t *)CAN_MB12_TIMESTAMP) +#define pCAN_MB12_ID0 ((volatile uint16_t *)CAN_MB12_ID0) +#define pCAN_MB12_ID1 ((volatile uint16_t *)CAN_MB12_ID1) + +#define pCAN_MB13_DATA0 ((volatile uint16_t *)CAN_MB13_DATA0) +#define pCAN_MB13_DATA1 ((volatile uint16_t *)CAN_MB13_DATA1) +#define pCAN_MB13_DATA2 ((volatile uint16_t *)CAN_MB13_DATA2) +#define pCAN_MB13_DATA3 ((volatile uint16_t *)CAN_MB13_DATA3) +#define pCAN_MB13_LENGTH ((volatile uint16_t *)CAN_MB13_LENGTH) +#define pCAN_MB13_TIMESTAMP ((volatile uint16_t *)CAN_MB13_TIMESTAMP) +#define pCAN_MB13_ID0 ((volatile uint16_t *)CAN_MB13_ID0) +#define pCAN_MB13_ID1 ((volatile uint16_t *)CAN_MB13_ID1) + +#define pCAN_MB14_DATA0 ((volatile uint16_t *)CAN_MB14_DATA0) +#define pCAN_MB14_DATA1 ((volatile uint16_t *)CAN_MB14_DATA1) +#define pCAN_MB14_DATA2 ((volatile uint16_t *)CAN_MB14_DATA2) +#define pCAN_MB14_DATA3 ((volatile uint16_t *)CAN_MB14_DATA3) +#define pCAN_MB14_LENGTH ((volatile uint16_t *)CAN_MB14_LENGTH) +#define pCAN_MB14_TIMESTAMP ((volatile uint16_t *)CAN_MB14_TIMESTAMP) +#define pCAN_MB14_ID0 ((volatile uint16_t *)CAN_MB14_ID0) +#define pCAN_MB14_ID1 ((volatile uint16_t *)CAN_MB14_ID1) + +#define pCAN_MB15_DATA0 ((volatile uint16_t *)CAN_MB15_DATA0) +#define pCAN_MB15_DATA1 ((volatile uint16_t *)CAN_MB15_DATA1) +#define pCAN_MB15_DATA2 ((volatile uint16_t *)CAN_MB15_DATA2) +#define pCAN_MB15_DATA3 ((volatile uint16_t *)CAN_MB15_DATA3) +#define pCAN_MB15_LENGTH ((volatile uint16_t *)CAN_MB15_LENGTH) +#define pCAN_MB15_TIMESTAMP ((volatile uint16_t *)CAN_MB15_TIMESTAMP) +#define pCAN_MB15_ID0 ((volatile uint16_t *)CAN_MB15_ID0) +#define pCAN_MB15_ID1 ((volatile uint16_t *)CAN_MB15_ID1) + +#define pCAN_MB16_DATA0 ((volatile uint16_t *)CAN_MB16_DATA0) +#define pCAN_MB16_DATA1 ((volatile uint16_t *)CAN_MB16_DATA1) +#define pCAN_MB16_DATA2 ((volatile uint16_t *)CAN_MB16_DATA2) +#define pCAN_MB16_DATA3 ((volatile uint16_t *)CAN_MB16_DATA3) +#define pCAN_MB16_LENGTH ((volatile uint16_t *)CAN_MB16_LENGTH) +#define pCAN_MB16_TIMESTAMP ((volatile uint16_t *)CAN_MB16_TIMESTAMP) +#define pCAN_MB16_ID0 ((volatile uint16_t *)CAN_MB16_ID0) +#define pCAN_MB16_ID1 ((volatile uint16_t *)CAN_MB16_ID1) + +#define pCAN_MB17_DATA0 ((volatile uint16_t *)CAN_MB17_DATA0) +#define pCAN_MB17_DATA1 ((volatile uint16_t *)CAN_MB17_DATA1) +#define pCAN_MB17_DATA2 ((volatile uint16_t *)CAN_MB17_DATA2) +#define pCAN_MB17_DATA3 ((volatile uint16_t *)CAN_MB17_DATA3) +#define pCAN_MB17_LENGTH ((volatile uint16_t *)CAN_MB17_LENGTH) +#define pCAN_MB17_TIMESTAMP ((volatile uint16_t *)CAN_MB17_TIMESTAMP) +#define pCAN_MB17_ID0 ((volatile uint16_t *)CAN_MB17_ID0) +#define pCAN_MB17_ID1 ((volatile uint16_t *)CAN_MB17_ID1) + +#define pCAN_MB18_DATA0 ((volatile uint16_t *)CAN_MB18_DATA0) +#define pCAN_MB18_DATA1 ((volatile uint16_t *)CAN_MB18_DATA1) +#define pCAN_MB18_DATA2 ((volatile uint16_t *)CAN_MB18_DATA2) +#define pCAN_MB18_DATA3 ((volatile uint16_t *)CAN_MB18_DATA3) +#define pCAN_MB18_LENGTH ((volatile uint16_t *)CAN_MB18_LENGTH) +#define pCAN_MB18_TIMESTAMP ((volatile uint16_t *)CAN_MB18_TIMESTAMP) +#define pCAN_MB18_ID0 ((volatile uint16_t *)CAN_MB18_ID0) +#define pCAN_MB18_ID1 ((volatile uint16_t *)CAN_MB18_ID1) + +#define pCAN_MB19_DATA0 ((volatile uint16_t *)CAN_MB19_DATA0) +#define pCAN_MB19_DATA1 ((volatile uint16_t *)CAN_MB19_DATA1) +#define pCAN_MB19_DATA2 ((volatile uint16_t *)CAN_MB19_DATA2) +#define pCAN_MB19_DATA3 ((volatile uint16_t *)CAN_MB19_DATA3) +#define pCAN_MB19_LENGTH ((volatile uint16_t *)CAN_MB19_LENGTH) +#define pCAN_MB19_TIMESTAMP ((volatile uint16_t *)CAN_MB19_TIMESTAMP) +#define pCAN_MB19_ID0 ((volatile uint16_t *)CAN_MB19_ID0) +#define pCAN_MB19_ID1 ((volatile uint16_t *)CAN_MB19_ID1) + +#define pCAN_MB20_DATA0 ((volatile uint16_t *)CAN_MB20_DATA0) +#define pCAN_MB20_DATA1 ((volatile uint16_t *)CAN_MB20_DATA1) +#define pCAN_MB20_DATA2 ((volatile uint16_t *)CAN_MB20_DATA2) +#define pCAN_MB20_DATA3 ((volatile uint16_t *)CAN_MB20_DATA3) +#define pCAN_MB20_LENGTH ((volatile uint16_t *)CAN_MB20_LENGTH) +#define pCAN_MB20_TIMESTAMP ((volatile uint16_t *)CAN_MB20_TIMESTAMP) +#define pCAN_MB20_ID0 ((volatile uint16_t *)CAN_MB20_ID0) +#define pCAN_MB20_ID1 ((volatile uint16_t *)CAN_MB20_ID1) + +#define pCAN_MB21_DATA0 ((volatile uint16_t *)CAN_MB21_DATA0) +#define pCAN_MB21_DATA1 ((volatile uint16_t *)CAN_MB21_DATA1) +#define pCAN_MB21_DATA2 ((volatile uint16_t *)CAN_MB21_DATA2) +#define pCAN_MB21_DATA3 ((volatile uint16_t *)CAN_MB21_DATA3) +#define pCAN_MB21_LENGTH ((volatile uint16_t *)CAN_MB21_LENGTH) +#define pCAN_MB21_TIMESTAMP ((volatile uint16_t *)CAN_MB21_TIMESTAMP) +#define pCAN_MB21_ID0 ((volatile uint16_t *)CAN_MB21_ID0) +#define pCAN_MB21_ID1 ((volatile uint16_t *)CAN_MB21_ID1) + +#define pCAN_MB22_DATA0 ((volatile uint16_t *)CAN_MB22_DATA0) +#define pCAN_MB22_DATA1 ((volatile uint16_t *)CAN_MB22_DATA1) +#define pCAN_MB22_DATA2 ((volatile uint16_t *)CAN_MB22_DATA2) +#define pCAN_MB22_DATA3 ((volatile uint16_t *)CAN_MB22_DATA3) +#define pCAN_MB22_LENGTH ((volatile uint16_t *)CAN_MB22_LENGTH) +#define pCAN_MB22_TIMESTAMP ((volatile uint16_t *)CAN_MB22_TIMESTAMP) +#define pCAN_MB22_ID0 ((volatile uint16_t *)CAN_MB22_ID0) +#define pCAN_MB22_ID1 ((volatile uint16_t *)CAN_MB22_ID1) + +#define pCAN_MB23_DATA0 ((volatile uint16_t *)CAN_MB23_DATA0) +#define pCAN_MB23_DATA1 ((volatile uint16_t *)CAN_MB23_DATA1) +#define pCAN_MB23_DATA2 ((volatile uint16_t *)CAN_MB23_DATA2) +#define pCAN_MB23_DATA3 ((volatile uint16_t *)CAN_MB23_DATA3) +#define pCAN_MB23_LENGTH ((volatile uint16_t *)CAN_MB23_LENGTH) +#define pCAN_MB23_TIMESTAMP ((volatile uint16_t *)CAN_MB23_TIMESTAMP) +#define pCAN_MB23_ID0 ((volatile uint16_t *)CAN_MB23_ID0) +#define pCAN_MB23_ID1 ((volatile uint16_t *)CAN_MB23_ID1) + +#define pCAN_MB24_DATA0 ((volatile uint16_t *)CAN_MB24_DATA0) +#define pCAN_MB24_DATA1 ((volatile uint16_t *)CAN_MB24_DATA1) +#define pCAN_MB24_DATA2 ((volatile uint16_t *)CAN_MB24_DATA2) +#define pCAN_MB24_DATA3 ((volatile uint16_t *)CAN_MB24_DATA3) +#define pCAN_MB24_LENGTH ((volatile uint16_t *)CAN_MB24_LENGTH) +#define pCAN_MB24_TIMESTAMP ((volatile uint16_t *)CAN_MB24_TIMESTAMP) +#define pCAN_MB24_ID0 ((volatile uint16_t *)CAN_MB24_ID0) +#define pCAN_MB24_ID1 ((volatile uint16_t *)CAN_MB24_ID1) + +#define pCAN_MB25_DATA0 ((volatile uint16_t *)CAN_MB25_DATA0) +#define pCAN_MB25_DATA1 ((volatile uint16_t *)CAN_MB25_DATA1) +#define pCAN_MB25_DATA2 ((volatile uint16_t *)CAN_MB25_DATA2) +#define pCAN_MB25_DATA3 ((volatile uint16_t *)CAN_MB25_DATA3) +#define pCAN_MB25_LENGTH ((volatile uint16_t *)CAN_MB25_LENGTH) +#define pCAN_MB25_TIMESTAMP ((volatile uint16_t *)CAN_MB25_TIMESTAMP) +#define pCAN_MB25_ID0 ((volatile uint16_t *)CAN_MB25_ID0) +#define pCAN_MB25_ID1 ((volatile uint16_t *)CAN_MB25_ID1) + +#define pCAN_MB26_DATA0 ((volatile uint16_t *)CAN_MB26_DATA0) +#define pCAN_MB26_DATA1 ((volatile uint16_t *)CAN_MB26_DATA1) +#define pCAN_MB26_DATA2 ((volatile uint16_t *)CAN_MB26_DATA2) +#define pCAN_MB26_DATA3 ((volatile uint16_t *)CAN_MB26_DATA3) +#define pCAN_MB26_LENGTH ((volatile uint16_t *)CAN_MB26_LENGTH) +#define pCAN_MB26_TIMESTAMP ((volatile uint16_t *)CAN_MB26_TIMESTAMP) +#define pCAN_MB26_ID0 ((volatile uint16_t *)CAN_MB26_ID0) +#define pCAN_MB26_ID1 ((volatile uint16_t *)CAN_MB26_ID1) + +#define pCAN_MB27_DATA0 ((volatile uint16_t *)CAN_MB27_DATA0) +#define pCAN_MB27_DATA1 ((volatile uint16_t *)CAN_MB27_DATA1) +#define pCAN_MB27_DATA2 ((volatile uint16_t *)CAN_MB27_DATA2) +#define pCAN_MB27_DATA3 ((volatile uint16_t *)CAN_MB27_DATA3) +#define pCAN_MB27_LENGTH ((volatile uint16_t *)CAN_MB27_LENGTH) +#define pCAN_MB27_TIMESTAMP ((volatile uint16_t *)CAN_MB27_TIMESTAMP) +#define pCAN_MB27_ID0 ((volatile uint16_t *)CAN_MB27_ID0) +#define pCAN_MB27_ID1 ((volatile uint16_t *)CAN_MB27_ID1) + +#define pCAN_MB28_DATA0 ((volatile uint16_t *)CAN_MB28_DATA0) +#define pCAN_MB28_DATA1 ((volatile uint16_t *)CAN_MB28_DATA1) +#define pCAN_MB28_DATA2 ((volatile uint16_t *)CAN_MB28_DATA2) +#define pCAN_MB28_DATA3 ((volatile uint16_t *)CAN_MB28_DATA3) +#define pCAN_MB28_LENGTH ((volatile uint16_t *)CAN_MB28_LENGTH) +#define pCAN_MB28_TIMESTAMP ((volatile uint16_t *)CAN_MB28_TIMESTAMP) +#define pCAN_MB28_ID0 ((volatile uint16_t *)CAN_MB28_ID0) +#define pCAN_MB28_ID1 ((volatile uint16_t *)CAN_MB28_ID1) + +#define pCAN_MB29_DATA0 ((volatile uint16_t *)CAN_MB29_DATA0) +#define pCAN_MB29_DATA1 ((volatile uint16_t *)CAN_MB29_DATA1) +#define pCAN_MB29_DATA2 ((volatile uint16_t *)CAN_MB29_DATA2) +#define pCAN_MB29_DATA3 ((volatile uint16_t *)CAN_MB29_DATA3) +#define pCAN_MB29_LENGTH ((volatile uint16_t *)CAN_MB29_LENGTH) +#define pCAN_MB29_TIMESTAMP ((volatile uint16_t *)CAN_MB29_TIMESTAMP) +#define pCAN_MB29_ID0 ((volatile uint16_t *)CAN_MB29_ID0) +#define pCAN_MB29_ID1 ((volatile uint16_t *)CAN_MB29_ID1) + +#define pCAN_MB30_DATA0 ((volatile uint16_t *)CAN_MB30_DATA0) +#define pCAN_MB30_DATA1 ((volatile uint16_t *)CAN_MB30_DATA1) +#define pCAN_MB30_DATA2 ((volatile uint16_t *)CAN_MB30_DATA2) +#define pCAN_MB30_DATA3 ((volatile uint16_t *)CAN_MB30_DATA3) +#define pCAN_MB30_LENGTH ((volatile uint16_t *)CAN_MB30_LENGTH) +#define pCAN_MB30_TIMESTAMP ((volatile uint16_t *)CAN_MB30_TIMESTAMP) +#define pCAN_MB30_ID0 ((volatile uint16_t *)CAN_MB30_ID0) +#define pCAN_MB30_ID1 ((volatile uint16_t *)CAN_MB30_ID1) + +#define pCAN_MB31_DATA0 ((volatile uint16_t *)CAN_MB31_DATA0) +#define pCAN_MB31_DATA1 ((volatile uint16_t *)CAN_MB31_DATA1) +#define pCAN_MB31_DATA2 ((volatile uint16_t *)CAN_MB31_DATA2) +#define pCAN_MB31_DATA3 ((volatile uint16_t *)CAN_MB31_DATA3) +#define pCAN_MB31_LENGTH ((volatile uint16_t *)CAN_MB31_LENGTH) +#define pCAN_MB31_TIMESTAMP ((volatile uint16_t *)CAN_MB31_TIMESTAMP) +#define pCAN_MB31_ID0 ((volatile uint16_t *)CAN_MB31_ID0) +#define pCAN_MB31_ID1 ((volatile uint16_t *)CAN_MB31_ID1) + + +/* CAN Mailbox Area Macros */ +#define pCAN_MB_ID1(x) ((volatile uint16_t *)CAN_MB_ID1(x)) +#define pCAN_MB_ID0(x) ((volatile uint16_t *)CAN_MB_ID0(x)) +#define pCAN_MB_TIMESTAMP(x) ((volatile uint16_t *)CAN_MB_TIMESTAMP(x)) +#define pCAN_MB_LENGTH(x) ((volatile uint16_t *)CAN_MB_LENGTH(x)) +#define pCAN_MB_DATA3(x) ((volatile uint16_t *)CAN_MB_DATA3(x)) +#define pCAN_MB_DATA2(x) ((volatile uint16_t *)CAN_MB_DATA2(x)) +#define pCAN_MB_DATA1(x) ((volatile uint16_t *)CAN_MB_DATA1(x)) +#define pCAN_MB_DATA0(x) ((volatile uint16_t *)CAN_MB_DATA0(x)) + + +/* Motor Control PWM1 Registers (0xFFC03000 - 0xFFC030FF) */ +#define pPWM1_CTRL ((volatile uint16_t *)PWM1_CTRL) +#define pPWM1_STAT ((volatile uint16_t *)PWM1_STAT) +#define pPWM1_TM ((volatile uint16_t *)PWM1_TM) +#define pPWM1_DT ((volatile uint16_t *)PWM1_DT) +#define pPWM1_GATE ((volatile uint16_t *)PWM1_GATE) +#define pPWM1_CHA ((volatile uint16_t *)PWM1_CHA) +#define pPWM1_CHB ((volatile uint16_t *)PWM1_CHB) +#define pPWM1_CHC ((volatile uint16_t *)PWM1_CHC) +#define pPWM1_SEG ((volatile uint16_t *)PWM1_SEG) +#define pPWM1_SYNCWT ((volatile uint16_t *)PWM1_SYNCWT) +#define pPWM1_CHAL ((volatile uint16_t *)PWM1_CHAL) +#define pPWM1_CHBL ((volatile uint16_t *)PWM1_CHBL) +#define pPWM1_CHCL ((volatile uint16_t *)PWM1_CHCL) +#define pPWM1_LSI ((volatile uint16_t *)PWM1_LSI) +#define pPWM1_STAT2 ((volatile uint16_t *)PWM1_STAT2) + + +/* ADC Controller Module Registers (0xFFC03100 - 0xFFC031FF) */ +#define pACM_CTL ((volatile uint16_t *)ACM_CTL) +#define pACM_TC0 ((volatile uint16_t *)ACM_TC0) +#define pACM_TC1 ((volatile uint16_t *)ACM_TC1) +#define pACM_STAT ((volatile uint16_t *)ACM_STAT) +#define pACM_ES ((volatile uint16_t *)ACM_ES) +#define pACM_IMSK ((volatile uint16_t *)ACM_IMSK) +#define pACM_MS ((volatile uint16_t *)ACM_MS) +#define pACM_EMSK ((volatile uint16_t *)ACM_EMSK) + +#define pACM_ER0 ((volatile uint16_t *)ACM_ER0) +#define pACM_ER1 ((volatile uint16_t *)ACM_ER1) +#define pACM_ER2 ((volatile uint16_t *)ACM_ER2) +#define pACM_ER3 ((volatile uint16_t *)ACM_ER3) +#define pACM_ER4 ((volatile uint16_t *)ACM_ER4) +#define pACM_ER5 ((volatile uint16_t *)ACM_ER5) +#define pACM_ER6 ((volatile uint16_t *)ACM_ER6) +#define pACM_ER7 ((volatile uint16_t *)ACM_ER7) +#define pACM_ER8 ((volatile uint16_t *)ACM_ER8) +#define pACM_ER9 ((volatile uint16_t *)ACM_ER9) +#define pACM_ER10 ((volatile uint16_t *)ACM_ER10) +#define pACM_ER11 ((volatile uint16_t *)ACM_ER11) +#define pACM_ER12 ((volatile uint16_t *)ACM_ER12) +#define pACM_ER13 ((volatile uint16_t *)ACM_ER13) +#define pACM_ER14 ((volatile uint16_t *)ACM_ER14) +#define pACM_ER15 ((volatile uint16_t *)ACM_ER15) + +#define pACM_ET0 ((volatile uint32_t *)ACM_ET0) +#define pACM_ET1 ((volatile uint32_t *)ACM_ET1) +#define pACM_ET2 ((volatile uint32_t *)ACM_ET2) +#define pACM_ET3 ((volatile uint32_t *)ACM_ET3) +#define pACM_ET4 ((volatile uint32_t *)ACM_ET4) +#define pACM_ET5 ((volatile uint32_t *)ACM_ET5) +#define pACM_ET6 ((volatile uint32_t *)ACM_ET6) +#define pACM_ET7 ((volatile uint32_t *)ACM_ET7) +#define pACM_ET8 ((volatile uint32_t *)ACM_ET8) +#define pACM_ET9 ((volatile uint32_t *)ACM_ET9) +#define pACM_ET10 ((volatile uint32_t *)ACM_ET10) +#define pACM_ET11 ((volatile uint32_t *)ACM_ET11) +#define pACM_ET12 ((volatile uint32_t *)ACM_ET12) +#define pACM_ET13 ((volatile uint32_t *)ACM_ET13) +#define pACM_ET14 ((volatile uint32_t *)ACM_ET14) +#define pACM_ET15 ((volatile uint32_t *)ACM_ET15) + +#define pACM_TMR0 ((volatile uint32_t *)ACM_TMR0) +#define pACM_TMR1 ((volatile uint32_t *)ACM_TMR1) + + +/* Pin Control Registers (0xFFC03200 - 0xFFC032FF) */ +#define pPORTF_FER ((volatile uint16_t *)PORTF_FER) +#define pPORTG_FER ((volatile uint16_t *)PORTG_FER) +#define pPORTH_FER ((volatile uint16_t *)PORTH_FER) + +/* GPIO PIN mux (0xFFC03210 - OxFFC03288) */ + +#define pPORTF_MUX ((volatile uint16_t *)PORTF_MUX) +#define pPORTG_MUX ((volatile uint16_t *)PORTG_MUX) +#define pPORTH_MUX ((volatile uint16_t *)PORTH_MUX) +#define pPORTF_HYSTERESIS ((volatile uint16_t *)PORTF_HYSTERESIS) +#define pPORTG_HYSTERESIS ((volatile uint16_t *)PORTG_HYSTERESIS) +#define pPORTH_HYSTERESIS ((volatile uint16_t *)PORTH_HYSTERESIS) + +#define pNONGPIO_DRIVE ((volatile uint16_t *)NONGPIO_DRIVE) +#define pNONGPIO_HYSTERESIS ((volatile uint16_t *)NONGPIO_HYSTERESIS) + +#define pFLASH_CONTROL ((volatile uint16_t *)FLASH_CONTROL) +#define pFLASH_CONTROL_SET ((volatile uint16_t *)FLASH_CONTROL_SET) +#define pFLASH_CONTROL_CLEAR ((volatile uint16_t *)FLASH_CONTROL_CLEAR) + + +/* Counter 1 Registers (0xFFC03300 - 0xFFC033FF)*/ +#define pCNT1_CONFIG ((volatile uint16_t *)CNT1_CONFIG) +#define pCNT1_IMASK ((volatile uint16_t *)CNT1_IMASK) +#define pCNT1_STATUS ((volatile uint16_t *)CNT1_STATUS) +#define pCNT1_COMMAND ((volatile uint16_t *)CNT1_COMMAND) +#define pCNT1_DEBOUNCE ((volatile uint16_t *)CNT1_DEBOUNCE) +#define pCNT1_COUNTER ((volatile uint32_t *)CNT1_COUNTER) +#define pCNT1_MAX ((volatile uint32_t *)CNT1_MAX) +#define pCNT1_MIN ((volatile uint32_t *)CNT1_MIN) + + +/* SPI1 Controller (0xFFC03400 - 0xFFC034FF)*/ +#define pSPI1_CTL ((volatile uint16_t *)SPI1_CTL) +#define pSPI1_FLG ((volatile uint16_t *)SPI1_FLG) +#define pSPI1_STAT ((volatile uint16_t *)SPI1_STAT) +#define pSPI1_TDBR ((volatile uint16_t *)SPI1_TDBR) +#define pSPI1_RDBR ((volatile uint16_t *)SPI1_RDBR) +#define pSPI1_BAUD ((volatile uint16_t *)SPI1_BAUD) +#define pSPI1_SHADOW ((volatile uint16_t *)SPI1_SHADOW) + + +/* Counter 0 Registers (0xFFC03500 - 0xFFC035FF)*/ +#define pCNT0_CONFIG ((volatile uint16_t *)CNT0_CONFIG) +#define pCNT0_IMASK ((volatile uint16_t *)CNT0_IMASK) +#define pCNT0_STATUS ((volatile uint16_t *)CNT0_STATUS) +#define pCNT0_COMMAND ((volatile uint16_t *)CNT0_COMMAND) +#define pCNT0_DEBOUNCE ((volatile uint16_t *)CNT0_DEBOUNCE) +#define pCNT0_COUNTER ((volatile uint32_t *)CNT0_COUNTER) +#define pCNT0_MAX ((volatile uint32_t *)CNT0_MAX) +#define pCNT0_MIN ((volatile uint32_t *)CNT0_MIN) + + +/* Motor Control PWM0 Registers (0xFFC03700 - 0xFFC037FF) */ +#define pPWM0_CTRL ((volatile uint16_t *)PWM0_CTRL) +#define pPWM0_STAT ((volatile uint16_t *)PWM0_STAT) +#define pPWM0_TM ((volatile uint16_t *)PWM0_TM) +#define pPWM0_DT ((volatile uint16_t *)PWM0_DT) +#define pPWM0_GATE ((volatile uint16_t *)PWM0_GATE) +#define pPWM0_CHA ((volatile uint16_t *)PWM0_CHA) +#define pPWM0_CHB ((volatile uint16_t *)PWM0_CHB) +#define pPWM0_CHC ((volatile uint16_t *)PWM0_CHC) +#define pPWM0_SEG ((volatile uint16_t *)PWM0_SEG) +#define pPWM0_SYNCWT ((volatile uint16_t *)PWM0_SYNCWT) +#define pPWM0_CHAL ((volatile uint16_t *)PWM0_CHAL) +#define pPWM0_CHBL ((volatile uint16_t *)PWM0_CHBL) +#define pPWM0_CHCL ((volatile uint16_t *)PWM0_CHCL) +#define pPWM0_LSI ((volatile uint16_t *)PWM0_LSI) +#define pPWM0_STAT2 ((volatile uint16_t *)PWM0_STAT2) + + +/* RSI Registers (0xFFC03800 - 0xFFC03CFF) */ +#define pRSI_PWR_CONTROL ((volatile uint16_t *)RSI_PWR_CONTROL) +#define pRSI_CLK_CONTROL ((volatile uint16_t *)RSI_CLK_CONTROL) +#define pRSI_ARGUMENT ((volatile uint32_t *)RSI_ARGUMENT) +#define pRSI_COMMAND ((volatile uint16_t *)RSI_COMMAND) +#define pRSI_RESP_CMD ((volatile uint16_t *)RSI_RESP_CMD) +#define pRSI_RESPONSE0 ((volatile uint32_t *)RSI_RESPONSE0) +#define pRSI_RESPONSE1 ((volatile uint32_t *)RSI_RESPONSE1) +#define pRSI_RESPONSE2 ((volatile uint32_t *)RSI_RESPONSE2) +#define pRSI_RESPONSE3 ((volatile uint32_t *)RSI_RESPONSE3) +#define pRSI_DATA_TIMER ((volatile uint32_t *)RSI_DATA_TIMER) +#define pRSI_DATA_LGTH ((volatile uint16_t *)RSI_DATA_LGTH) +#define pRSI_DATA_CONTROL ((volatile uint16_t *)RSI_DATA_CONTROL) +#define pRSI_DATA_CNT ((volatile uint16_t *)RSI_DATA_CNT) +#define pRSI_STATUS ((volatile uint32_t *)RSI_STATUS) +#define pRSI_STATUSCL ((volatile uint16_t *)RSI_STATUSCL) +#define pRSI_MASK0 ((volatile uint32_t *)RSI_MASK0) +#define pRSI_MASK1 ((volatile uint32_t *)RSI_MASK1) +#define pRSI_FIFO_CNT ((volatile uint16_t *)RSI_FIFO_CNT) +#define pRSI_CEATA_CONTROL ((volatile uint16_t *)RSI_CEATA_CONTROL) +#define pRSI_FIFO ((volatile uint32_t *)RSI_FIFO) +#define pRSI_ESTAT ((volatile uint16_t *)RSI_ESTAT) +#define pRSI_EMASK ((volatile uint16_t *)RSI_EMASK) +#define pRSI_CONFIG ((volatile uint16_t *)RSI_CONFIG) +#define pRSI_RD_WAIT_EN ((volatile uint16_t *)RSI_RD_WAIT_EN) +#define pRSI_PID0 ((volatile uint16_t *)RSI_PID0) +#define pRSI_PID1 ((volatile uint16_t *)RSI_PID1) +#define pRSI_PID2 ((volatile uint16_t *)RSI_PID2) +#define pRSI_PID3 ((volatile uint16_t *)RSI_PID3) + + + +#ifdef _MISRA_RULES +#pragma diag(pop) +#endif /* _MISRA_RULES */ + +#endif /*_CDEF_BF50X_H*/ diff --git a/libgloss/bfin/include/defBF504.h b/libgloss/bfin/include/defBF504.h new file mode 100644 index 000000000..220e2641d --- /dev/null +++ b/libgloss/bfin/include/defBF504.h @@ -0,0 +1,34 @@ +/* + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +/* +** This include file contains a list of macro "defines" to enable programs +** to use symbolic names for register-access and bit-manipulation for the +** ADSP-BF504 processor. +** +** Copyright (C) 2009 Analog Devices Inc., All Rights Reserved. +*/ + +#ifndef _DEF_BF504_H +#define _DEF_BF504_H + +/* Include all Core registers and bit definitions */ +#include + +/* Include defBF50x_base.h for the set of #defines that are +** common to all ADSP-BF50x processors +*/ +#include + +/* Define the set of macros that are specific to the ADSP-BF504 processor */ + +#endif /* _DEF_BF504_H */ diff --git a/libgloss/bfin/include/defBF504F.h b/libgloss/bfin/include/defBF504F.h new file mode 100644 index 000000000..be3e202c1 --- /dev/null +++ b/libgloss/bfin/include/defBF504F.h @@ -0,0 +1,100 @@ +/* + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +/* +** This include file contains a list of macro "defines" to enable programs +** to use symbolic names for register-access and bit-manipulation for the +** ADSP-BF504F processor. +** +** Copyright (C) 2009 Analog Devices Inc., All Rights Reserved. +*/ + +#ifndef _DEF_BF504F_H +#define _DEF_BF504F_H + +#ifdef _MISRA_RULES +#pragma diag(push) +#pragma diag(suppress:misra_rule_5_1:"ADI header disables rule 5.1 which bars use of long identifiers (>31 chars).") +#endif /* _MISRA_RULES */ + +/* Include all Core registers and bit definitions */ +#include + +/* Include defBF50x_base.h for the set of #defines that are +** common to all ADSP-BF50x processors +*/ +#include + +/* Define the set of macros that are specific to the ADSP-BF504F processor */ + + +/* Flash commands */ +#define FLASH_CMD_BLOCK_LOCK_CONFIRM 0x01 +#define FLASH_CMD_SET_CONFIG_CONFIRM 0x03 +#define FLASH_CMD_ALT_PROGRAM_SETUP 0x10 +#define FLASH_CMD_BLOCK_ERASE_SETUP 0x20 +#define FLASH_CMD_BLOCK_LOCKDOWN_CONFIRM 0x2F +#define FLASH_CMD_ENH_FACT_PROG_SETUP 0x30 +#define FLASH_CMD_DOUBLE_WORD_PROG_SETUP 0x35 +#define FLASH_CMD_PROGRAM_SETUP 0x40 +#define FLASH_CMD_CLEAR_STATUS 0x50 +#define FLASH_CMD_QUAD_WORD_PROG_SETUP 0x56 +#define FLASH_CMD_BLOCK_LOCK_SETUP 0x60 +#define FLASH_CMD_BLOCK_UNLOCK_SETUP 0x60 +#define FLASH_CMD_BLOCK_LOCKDOWN_SETUP 0x60 +#define FLASH_CMD_SET_CONFIG_SETUP 0x60 +#define FLASH_CMD_READ_STATUS 0x70 +#define FLASH_CMD_QUAD_ENH_PROG_SETUP 0x75 +#define FLASH_CMD_READ_ELECTRONIC_SIG 0x90 +#define FLASH_CMD_READ_CFI_QUERY 0x98 +#define FLASH_CMD_PROGRAM_SUSPEND 0xB0 +#define FLASH_CMD_ERASE_SUSPEND 0xB0 +#define FLASH_CMD_PROTECTION_REG_PROGRAM 0xC0 +#define FLASH_CMD_PROGRAM_RESUME 0xD0 +#define FLASH_CMD_ERASE_RESUME 0xD0 +#define FLASH_CMD_BLOCK_ERASE_CONFIRM 0xD0 +#define FLASH_CMD_BLOCK_UNLOCK_CONFIRM 0xD0 +#define FLASH_CMD_ENH_FACT_PROG_CONFIRM 0xD0 +#define FLASH_CMD_READ_ARRAY 0xFF + +/* Bit definitions for Flash Configuration Register */ +#define FLASH_CR_ASYNC_READ 0x8000 +#define FLASH_CR_XLAT_5 0x2800 +#define FLASH_CR_XLAT_4 0x2000 +#define FLASH_CR_XLAT_3 0x1800 +#define FLASH_CR_XLAT_2 0x1000 +#define FLASH_CR_WAIT_HIGH 0x0400 +#define FLASH_CR_DATA_HOLD 0x0200 +#define FLASH_CR_WAIT_ONE 0x0100 +#define FLASH_CR_BURST_SEQ 0x0080 +#define FLASH_CR_CLK_RISE 0x0040 +#define FLASH_CR_WRAP_DIS 0x0008 +#define FLASH_CR_BURST_CONT 0x0007 +#define FLASH_CR_BURST_16 0x0003 +#define FLASH_CR_BURST_8 0x0002 +#define FLASH_CR_BURST_4 0x0001 + +/* Bit definitions for Flash Status Register */ +#define FLASH_SR_PRG_ERASE_READY 0x0080 +#define FLASH_SR_ERASE_SUSPENDED 0x0040 +#define FLASH_SR_ERASE_ERROR 0x0020 +#define FLASH_SR_PRG_ERROR 0x0010 +#define FLASH_SR_VPP_INVALID_ABORT 0x0008 +#define FLASH_SR_PRG_SUSPENDED 0x0004 +#define FLASH_SR_BLK_PROT_ABORT 0x0002 +#define FLASH_SR_BNK_WRITE 0x0001 + +#ifdef _MISRA_RULES +#pragma diag(pop) +#endif /* _MISRA_RULES */ + +#endif /* _DEF_BF504F_H */ diff --git a/libgloss/bfin/include/defBF506F.h b/libgloss/bfin/include/defBF506F.h new file mode 100644 index 000000000..89f94b2a8 --- /dev/null +++ b/libgloss/bfin/include/defBF506F.h @@ -0,0 +1,102 @@ +/* + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +/* +** This include file contains a list of macro "defines" to enable programs +** to use symbolic names for register-access and bit-manipulation for the +** ADSP-BF506F processor. +** +** Copyright (C) 2009 Analog Devices Inc., All Rights Reserved. +*/ + +#ifndef _DEF_BF506F_H +#define _DEF_BF506F_H + +#ifdef _MISRA_RULES +#pragma diag(push) +#pragma diag(suppress:misra_rule_5_1:"ADI header disables rule 5.1 which bars use of long identifiers (>31 chars).") +#endif /* _MISRA_RULES */ + +/* Include all Core registers and bit definitions */ +#include + +/* Include defBF50x_base.h for the set of #defines that are +** common to all ADSP-BF50x processors +*/ +#include + +/* +** Define the set of macros that are specific to the ADSP-BF506F processor +*/ + +/* Flash commands */ +#define FLASH_CMD_BLOCK_LOCK_CONFIRM 0x01 +#define FLASH_CMD_SET_CONFIG_CONFIRM 0x03 +#define FLASH_CMD_ALT_PROGRAM_SETUP 0x10 +#define FLASH_CMD_BLOCK_ERASE_SETUP 0x20 +#define FLASH_CMD_BLOCK_LOCKDOWN_CONFIRM 0x2F +#define FLASH_CMD_ENH_FACT_PROG_SETUP 0x30 +#define FLASH_CMD_DOUBLE_WORD_PROG_SETUP 0x35 +#define FLASH_CMD_PROGRAM_SETUP 0x40 +#define FLASH_CMD_CLEAR_STATUS 0x50 +#define FLASH_CMD_QUAD_WORD_PROG_SETUP 0x56 +#define FLASH_CMD_BLOCK_LOCK_SETUP 0x60 +#define FLASH_CMD_BLOCK_UNLOCK_SETUP 0x60 +#define FLASH_CMD_BLOCK_LOCKDOWN_SETUP 0x60 +#define FLASH_CMD_SET_CONFIG_SETUP 0x60 +#define FLASH_CMD_READ_STATUS 0x70 +#define FLASH_CMD_QUAD_ENH_PROG_SETUP 0x75 +#define FLASH_CMD_READ_ELECTRONIC_SIG 0x90 +#define FLASH_CMD_READ_CFI_QUERY 0x98 +#define FLASH_CMD_PROGRAM_SUSPEND 0xB0 +#define FLASH_CMD_ERASE_SUSPEND 0xB0 +#define FLASH_CMD_PROTECTION_REG_PROGRAM 0xC0 +#define FLASH_CMD_PROGRAM_RESUME 0xD0 +#define FLASH_CMD_ERASE_RESUME 0xD0 +#define FLASH_CMD_BLOCK_ERASE_CONFIRM 0xD0 +#define FLASH_CMD_BLOCK_UNLOCK_CONFIRM 0xD0 +#define FLASH_CMD_ENH_FACT_PROG_CONFIRM 0xD0 +#define FLASH_CMD_READ_ARRAY 0xFF + +/* Bit definitions for Flash Configuration Register */ +#define FLASH_CR_ASYNC_READ 0x8000 +#define FLASH_CR_XLAT_5 0x2800 +#define FLASH_CR_XLAT_4 0x2000 +#define FLASH_CR_XLAT_3 0x1800 +#define FLASH_CR_XLAT_2 0x1000 +#define FLASH_CR_WAIT_HIGH 0x0400 +#define FLASH_CR_DATA_HOLD 0x0200 +#define FLASH_CR_WAIT_ONE 0x0100 +#define FLASH_CR_BURST_SEQ 0x0080 +#define FLASH_CR_CLK_RISE 0x0040 +#define FLASH_CR_WRAP_DIS 0x0008 +#define FLASH_CR_BURST_CONT 0x0007 +#define FLASH_CR_BURST_16 0x0003 +#define FLASH_CR_BURST_8 0x0002 +#define FLASH_CR_BURST_4 0x0001 + +/* Bit definitions for Flash Status Register */ +#define FLASH_SR_PRG_ERASE_READY 0x0080 +#define FLASH_SR_ERASE_SUSPENDED 0x0040 +#define FLASH_SR_ERASE_ERROR 0x0020 +#define FLASH_SR_PRG_ERROR 0x0010 +#define FLASH_SR_VPP_INVALID_ABORT 0x0008 +#define FLASH_SR_PRG_SUSPENDED 0x0004 +#define FLASH_SR_BLK_PROT_ABORT 0x0002 +#define FLASH_SR_BNK_WRITE 0x0001 + + +#ifdef _MISRA_RULES +#pragma diag(pop) +#endif /* _MISRA_RULES */ + +#endif /* _DEF_BF506F_H */ diff --git a/libgloss/bfin/include/defBF50x_base.h b/libgloss/bfin/include/defBF50x_base.h new file mode 100644 index 000000000..a5aa09d0d --- /dev/null +++ b/libgloss/bfin/include/defBF50x_base.h @@ -0,0 +1,3445 @@ +/* + * The authors hereby grant permission to use, copy, modify, distribute, + * and license this software and its documentation for any purpose, provided + * that existing copyright notices are retained in all copies and that this + * notice is included verbatim in any distributions. No written agreement, + * license, or royalty fee is required for any of the authorized uses. + * Modifications to this software may be copyrighted by their authors + * and need not follow the licensing terms described here, provided that + * the new terms are clearly indicated on the first page of each file where + * they apply. + */ + +/* +** defBF50x_base.h +** +** This include file contains a list of macro "defines" to enable the programmer +** to use symbolic names for the system MMRs common to the ADSP-BF50x parts +** peripherals. +** +** Copyright (C) 2009 Analog Devices Inc., All Rights Reserved. +*/ + +#ifndef _DEF_BF50X_H +#define _DEF_BF50X_H + +#ifdef _MISRA_RULES +#pragma diag(push) +#pragma diag(suppress:misra_rule_19_7:"ADI header allows function macros.") +#endif /* _MISRA_RULES */ + + +/* ************************************************************************************************************** */ +/* SYSTEM & MMR ADDRESS DEFINITIONS COMMON TO ALL ADSP-BF50x */ +/* ************************************************************************************************************** */ + +/* Clock and System Control (0xFFC00000 - 0xFFC000FF) */ +#define PLL_CTL 0xFFC00000 /* PLL Control Register */ +#define PLL_DIV 0xFFC00004 /* PLL Divide Register */ +#define VR_CTL 0xFFC00008 /* Voltage Regulator Control Register */ +#define PLL_STAT 0xFFC0000C /* PLL Status Register */ +#define PLL_LOCKCNT 0xFFC00010 /* PLL Lock Count Register */ +#define CHIPID 0xFFC00014 /* Device ID Register */ + + +/* System Interrupt Controller (0xFFC00100 - 0xFFC001FF) */ +#define SWRST 0xFFC00100 /* Software Reset Register */ +#define SYSCR 0xFFC00104 /* System Configuration Register */ + +#define SIC_IMASK0 0xFFC0010C /* Interrupt Mask Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SIC_IMASK (SIC_IMASK0) +#define SIC_IAR0 0xFFC00110 /* Interrupt Assignment Register 0 */ +#define SIC_IAR1 0xFFC00114 /* Interrupt Assignment Register 1 */ +#define SIC_IAR2 0xFFC00118 /* Interrupt Assignment Register 2 */ +#define SIC_IAR3 0xFFC0011C /* Interrupt Assignment Register 3 */ +#define SIC_ISR0 0xFFC00120 /* Interrupt Status Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SIC_ISR (SIC_ISR0) +#define SIC_IWR0 0xFFC00124 /* Interrupt Wakeup Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SIC_IWR (SIC_IWR0) + +/* SIC Additions to ADSP-BF50x (0xFFC0014C - 0xFFC00162) */ +#define SIC_IMASK1 0xFFC0014C /* Interrupt Mask register of SIC2 */ +#define SIC_IAR4 0xFFC00150 /* Interrupt Assignment register4 */ +#define SIC_IAR5 0xFFC00154 /* Interrupt Assignment register5 */ +#define SIC_IAR6 0xFFC00158 /* Interrupt Assignment register6 */ +#define SIC_ISR1 0xFFC00160 /* Interrupt Statur register */ +#define SIC_IWR1 0xFFC00164 /* Interrupt Wakeup register */ + + +/* Watchdog Timer (0xFFC00200 - 0xFFC002FF) */ +#define WDOG_CTL 0xFFC00200 /* Watchdog Control Register */ +#define WDOG_CNT 0xFFC00204 /* Watchdog Count Register */ +#define WDOG_STAT 0xFFC00208 /* Watchdog Status Register */ + + +/* UART0 Controller (0xFFC00400 - 0xFFC004FF) */ +#define UART0_DLL 0xffc00400 /* Divisor Latch Low Byte */ +#define UART0_DLH 0xffc00404 /* Divisor Latch High Byte */ +#define UART0_GCTL 0xffc00408 /* Global Control Register */ +#define UART0_LCR 0xffc0040c /* Line Control Register */ +#define UART0_MCR 0xffc00410 /* Modem Control Register */ +#define UART0_LSR 0xffc00414 /* Line Status Register */ +#define UART0_MSR 0xffc00418 /* Modem Status Register */ +#define UART0_SCR 0xffc0041c /* Scratch Register */ +#define UART0_IER_SET 0xffc00420 /* Interrupt Enable Register Set */ +#define UART0_IER_CLEAR 0xffc00424 /* Interrupt Enable Register Clear */ +#define UART0_THR 0xffc00428 /* Transmit Hold Register */ +#define UART0_RBR 0xffc0042c /* Receive Buffer Register */ + +/* SPI0 Controller (0xFFC00500 - 0xFFC005FF) */ +#define SPI0_CTL 0xFFC00500 /* SPI Control Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SPI_CTL (SPI0_CTL) +#define SPI0_FLG 0xFFC00504 /* SPI Flag register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SPI_FLG (SPI0_FLG) +#define SPI0_STAT 0xFFC00508 /* SPI Status register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SPI_STAT (SPI0_STAT) +#define SPI0_TDBR 0xFFC0050C /* SPI Transmit Data Buffer Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SPI_TDBR (SPI0_TDBR) +#define SPI0_RDBR 0xFFC00510 /* SPI Receive Data Buffer Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SPI_RDBR (SPI0_RDBR) +#define SPI0_BAUD 0xFFC00514 /* SPI Baud rate Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SPI_BAUD (SPI0_BAUD) +#define SPI0_SHADOW 0xFFC00518 /* SPI_RDBR Shadow Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SPI_SHADOW (SPI0_SHADOW) + + +/* TIMER0-7 Registers (0xFFC00600 - 0xFFC006FF) */ +#define TIMER0_CONFIG 0xFFC00600 /* Timer 0 Configuration Register */ +#define TIMER0_COUNTER 0xFFC00604 /* Timer 0 Counter Register */ +#define TIMER0_PERIOD 0xFFC00608 /* Timer 0 Period Register */ +#define TIMER0_WIDTH 0xFFC0060C /* Timer 0 Width Register */ + +#define TIMER1_CONFIG 0xFFC00610 /* Timer 1 Configuration Register */ +#define TIMER1_COUNTER 0xFFC00614 /* Timer 1 Counter Register */ +#define TIMER1_PERIOD 0xFFC00618 /* Timer 1 Period Register */ +#define TIMER1_WIDTH 0xFFC0061C /* Timer 1 Width Register */ + +#define TIMER2_CONFIG 0xFFC00620 /* Timer 2 Configuration Register */ +#define TIMER2_COUNTER 0xFFC00624 /* Timer 2 Counter Register */ +#define TIMER2_PERIOD 0xFFC00628 /* Timer 2 Period Register */ +#define TIMER2_WIDTH 0xFFC0062C /* Timer 2 Width Register */ + +#define TIMER3_CONFIG 0xFFC00630 /* Timer 3 Configuration Register */ +#define TIMER3_COUNTER 0xFFC00634 /* Timer 3 Counter Register */ +#define TIMER3_PERIOD 0xFFC00638 /* Timer 3 Period Register */ +#define TIMER3_WIDTH 0xFFC0063C /* Timer 3 Width Register */ + +#define TIMER4_CONFIG 0xFFC00640 /* Timer 4 Configuration Register */ +#define TIMER4_COUNTER 0xFFC00644 /* Timer 4 Counter Register */ +#define TIMER4_PERIOD 0xFFC00648 /* Timer 4 Period Register */ +#define TIMER4_WIDTH 0xFFC0064C /* Timer 4 Width Register */ + +#define TIMER5_CONFIG 0xFFC00650 /* Timer 5 Configuration Register */ +#define TIMER5_COUNTER 0xFFC00654 /* Timer 5 Counter Register */ +#define TIMER5_PERIOD 0xFFC00658 /* Timer 5 Period Register */ +#define TIMER5_WIDTH 0xFFC0065C /* Timer 5 Width Register */ + +#define TIMER6_CONFIG 0xFFC00660 /* Timer 6 Configuration Register */ +#define TIMER6_COUNTER 0xFFC00664 /* Timer 6 Counter Register */ +#define TIMER6_PERIOD 0xFFC00668 /* Timer 6 Period Register */ +#define TIMER6_WIDTH 0xFFC0066C /* Timer 6 Width Register */ + +#define TIMER7_CONFIG 0xFFC00670 /* Timer 7 Configuration Register */ +#define TIMER7_COUNTER 0xFFC00674 /* Timer 7 Counter Register */ +#define TIMER7_PERIOD 0xFFC00678 /* Timer 7 Period Register */ +#define TIMER7_WIDTH 0xFFC0067C /* Timer 7 Width Register */ + +#define TIMER_ENABLE 0xFFC00680 /* Timer Enable Register */ +#define TIMER_DISABLE 0xFFC00684 /* Timer Disable Register */ +#define TIMER_STATUS 0xFFC00688 /* Timer Status Register */ + + +/* General Purpose I/O Port F (0xFFC00700 - 0xFFC007FF) */ +#define PORTFIO 0xFFC00700 /* Port F I/O Pin State Specify Register */ +#define PORTFIO_CLEAR 0xFFC00704 /* Port F I/O Peripheral Interrupt Clear Register */ +#define PORTFIO_SET 0xFFC00708 /* Port F I/O Peripheral Interrupt Set Register */ +#define PORTFIO_TOGGLE 0xFFC0070C /* Port F I/O Pin State Toggle Register */ +#define PORTFIO_MASKA 0xFFC00710 /* Port F I/O Mask State Specify Interrupt A Register */ +#define PORTFIO_MASKA_CLEAR 0xFFC00714 /* Port F I/O Mask Disable Interrupt A Register */ +#define PORTFIO_MASKA_SET 0xFFC00718 /* Port F I/O Mask Enable Interrupt A Register */ +#define PORTFIO_MASKA_TOGGLE 0xFFC0071C /* Port F I/O Mask Toggle Enable Interrupt A Register */ +#define PORTFIO_MASKB 0xFFC00720 /* Port F I/O Mask State Specify Interrupt B Register */ +#define PORTFIO_MASKB_CLEAR 0xFFC00724 /* Port F I/O Mask Disable Interrupt B Register */ +#define PORTFIO_MASKB_SET 0xFFC00728 /* Port F I/O Mask Enable Interrupt B Register */ +#define PORTFIO_MASKB_TOGGLE 0xFFC0072C /* Port F I/O Mask Toggle Enable Interrupt B Register */ +#define PORTFIO_DIR 0xFFC00730 /* Port F I/O Direction Register */ +#define PORTFIO_POLAR 0xFFC00734 /* Port F I/O Source Polarity Register */ +#define PORTFIO_EDGE 0xFFC00738 /* Port F I/O Source Sensitivity Register */ +#define PORTFIO_BOTH 0xFFC0073C /* Port F I/O Set on BOTH Edges Register */ +#define PORTFIO_INEN 0xFFC00740 /* Port F I/O Input Enable Register */ + + +/* SPORT0 Controller (0xFFC00800 - 0xFFC008FF) */ +#define SPORT0_TCR1 0xFFC00800 /* SPORT0 Transmit Configuration 1 Register */ +#define SPORT0_TCR2 0xFFC00804 /* SPORT0 Transmit Configuration 2 Register */ +#define SPORT0_TCLKDIV 0xFFC00808 /* SPORT0 Transmit Clock Divider */ +#define SPORT0_TFSDIV 0xFFC0080C /* SPORT0 Transmit Frame Sync Divider */ +#define SPORT0_TX 0xFFC00810 /* SPORT0 TX Data Register */ +#define SPORT0_RX 0xFFC00818 /* SPORT0 RX Data Register */ +#define SPORT0_RCR1 0xFFC00820 /* SPORT0 Transmit Configuration 1 Register */ +#define SPORT0_RCR2 0xFFC00824 /* SPORT0 Transmit Configuration 2 Register */ +#define SPORT0_RCLKDIV 0xFFC00828 /* SPORT0 Receive Clock Divider */ +#define SPORT0_RFSDIV 0xFFC0082C /* SPORT0 Receive Frame Sync Divider */ +#define SPORT0_STAT 0xFFC00830 /* SPORT0 Status Register */ +#define SPORT0_CHNL 0xFFC00834 /* SPORT0 Current Channel Register */ +#define SPORT0_MCMC1 0xFFC00838 /* SPORT0 Multi-Channel Configuration Register 1 */ +#define SPORT0_MCMC2 0xFFC0083C /* SPORT0 Multi-Channel Configuration Register 2 */ +#define SPORT0_MTCS0 0xFFC00840 /* SPORT0 Multi-Channel Transmit Select Register 0 */ +#define SPORT0_MTCS1 0xFFC00844 /* SPORT0 Multi-Channel Transmit Select Register 1 */ +#define SPORT0_MTCS2 0xFFC00848 /* SPORT0 Multi-Channel Transmit Select Register 2 */ +#define SPORT0_MTCS3 0xFFC0084C /* SPORT0 Multi-Channel Transmit Select Register 3 */ +#define SPORT0_MRCS0 0xFFC00850 /* SPORT0 Multi-Channel Receive Select Register 0 */ +#define SPORT0_MRCS1 0xFFC00854 /* SPORT0 Multi-Channel Receive Select Register 1 */ +#define SPORT0_MRCS2 0xFFC00858 /* SPORT0 Multi-Channel Receive Select Register 2 */ +#define SPORT0_MRCS3 0xFFC0085C /* SPORT0 Multi-Channel Receive Select Register 3 */ + + +/* SPORT1 Controller (0xFFC00900 - 0xFFC009FF) */ +#define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */ +#define SPORT1_TCR2 0xFFC00904 /* SPORT1 Transmit Configuration 2 Register */ +#define SPORT1_TCLKDIV 0xFFC00908 /* SPORT1 Transmit Clock Divider */ +#define SPORT1_TFSDIV 0xFFC0090C /* SPORT1 Transmit Frame Sync Divider */ +#define SPORT1_TX 0xFFC00910 /* SPORT1 TX Data Register */ +#define SPORT1_RX 0xFFC00918 /* SPORT1 RX Data Register */ +#define SPORT1_RCR1 0xFFC00920 /* SPORT1 Transmit Configuration 1 Register */ +#define SPORT1_RCR2 0xFFC00924 /* SPORT1 Transmit Configuration 2 Register */ +#define SPORT1_RCLKDIV 0xFFC00928 /* SPORT1 Receive Clock Divider */ +#define SPORT1_RFSDIV 0xFFC0092C /* SPORT1 Receive Frame Sync Divider */ +#define SPORT1_STAT 0xFFC00930 /* SPORT1 Status Register */ +#define SPORT1_CHNL 0xFFC00934 /* SPORT1 Current Channel Register */ +#define SPORT1_MCMC1 0xFFC00938 /* SPORT1 Multi-Channel Configuration Register 1 */ +#define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */ +#define SPORT1_MTCS0 0xFFC00940 /* SPORT1 Multi-Channel Transmit Select Register 0 */ +#define SPORT1_MTCS1 0xFFC00944 /* SPORT1 Multi-Channel Transmit Select Register 1 */ +#define SPORT1_MTCS2 0xFFC00948 /* SPORT1 Multi-Channel Transmit Select Register 2 */ +#define SPORT1_MTCS3 0xFFC0094C /* SPORT1 Multi-Channel Transmit Select Register 3 */ +#define SPORT1_MRCS0 0xFFC00950 /* SPORT1 Multi-Channel Receive Select Register 0 */ +#define SPORT1_MRCS1 0xFFC00954 /* SPORT1 Multi-Channel Receive Select Register 1 */ +#define SPORT1_MRCS2 0xFFC00958 /* SPORT1 Multi-Channel Receive Select Register 2 */ +#define SPORT1_MRCS3 0xFFC0095C /* SPORT1 Multi-Channel Receive Select Register 3 */ + + +/* External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF) */ +#define EBIU_AMGCTL 0xFFC00A00 /* Asynchronous Memory Global Control Register */ +#define EBIU_AMBCTL 0xFFC00A04 /* Asynchronous Memory Bank Control Register */ +#define EBIU_MODE 0xFFC00A20 /* Asynchronous Memory Mode Control Register */ +#define EBIU_FCTL 0xFFC00A24 /* Asynchronous Memory Parameter Control Register */ + +#define EBIU_AMBCTL0 (EBIU_AMBCTL)/* Asynchronous Memory Bank Control Register */ + +/* DMA Traffic Control Registers (0xFFC00B00 - 0xFFC00BFF) */ +#define DMA_TC_PER 0xFFC00B0C /* Traffic Control Periods Register */ +#define DMA_TC_CNT 0xFFC00B10 /* Traffic Control Current Counts Register */ + +/* Alternate deprecated register names (below) provided for backwards code compatibility */ +#define DMA_TCPER 0xFFC00B0C /* Traffic Control Periods Register */ +#define DMA_TCCNT 0xFFC00B10 /* Traffic Control Current Counts Register */ + +/* DMA Controller (0xFFC00C00 - 0xFFC00FFF) */ +#define DMA0_NEXT_DESC_PTR 0xFFC00C00 /* DMA Channel 0 Next Descriptor Pointer Register */ +#define DMA0_START_ADDR 0xFFC00C04 /* DMA Channel 0 Start Address Register */ +#define DMA0_CONFIG 0xFFC00C08 /* DMA Channel 0 Configuration Register */ +#define DMA0_X_COUNT 0xFFC00C10 /* DMA Channel 0 X Count Register */ +#define DMA0_X_MODIFY 0xFFC00C14 /* DMA Channel 0 X Modify Register */ +#define DMA0_Y_COUNT 0xFFC00C18 /* DMA Channel 0 Y Count Register */ +#define DMA0_Y_MODIFY 0xFFC00C1C /* DMA Channel 0 Y Modify Register */ +#define DMA0_CURR_DESC_PTR 0xFFC00C20 /* DMA Channel 0 Current Descriptor Pointer Register */ +#define DMA0_CURR_ADDR 0xFFC00C24 /* DMA Channel 0 Current Address Register */ +#define DMA0_IRQ_STATUS 0xFFC00C28 /* DMA Channel 0 Interrupt/Status Register */ +#define DMA0_PERIPHERAL_MAP 0xFFC00C2C /* DMA Channel 0 Peripheral Map Register */ +#define DMA0_CURR_X_COUNT 0xFFC00C30 /* DMA Channel 0 Current X Count Register */ +#define DMA0_CURR_Y_COUNT 0xFFC00C38 /* DMA Channel 0 Current Y Count Register */ + +#define DMA1_NEXT_DESC_PTR 0xFFC00C40 /* DMA Channel 1 Next Descriptor Pointer Register */ +#define DMA1_START_ADDR 0xFFC00C44 /* DMA Channel 1 Start Address Register */ +#define DMA1_CONFIG 0xFFC00C48 /* DMA Channel 1 Configuration Register */ +#define DMA1_X_COUNT 0xFFC00C50 /* DMA Channel 1 X Count Register */ +#define DMA1_X_MODIFY 0xFFC00C54 /* DMA Channel 1 X Modify Register */ +#define DMA1_Y_COUNT 0xFFC00C58 /* DMA Channel 1 Y Count Register */ +#define DMA1_Y_MODIFY 0xFFC00C5C /* DMA Channel 1 Y Modify Register */ +#define DMA1_CURR_DESC_PTR 0xFFC00C60 /* DMA Channel 1 Current Descriptor Pointer Register */ +#define DMA1_CURR_ADDR 0xFFC00C64 /* DMA Channel 1 Current Address Register */ +#define DMA1_IRQ_STATUS 0xFFC00C68 /* DMA Channel 1 Interrupt/Status Register */ +#define DMA1_PERIPHERAL_MAP 0xFFC00C6C /* DMA Channel 1 Peripheral Map Register */ +#define DMA1_CURR_X_COUNT 0xFFC00C70 /* DMA Channel 1 Current X Count Register */ +#define DMA1_CURR_Y_COUNT 0xFFC00C78 /* DMA Channel 1 Current Y Count Register */ + +#define DMA2_NEXT_DESC_PTR 0xFFC00C80 /* DMA Channel 2 Next Descriptor Pointer Register */ +#define DMA2_START_ADDR 0xFFC00C84 /* DMA Channel 2 Start Address Register */ +#define DMA2_CONFIG 0xFFC00C88 /* DMA Channel 2 Configuration Register */ +#define DMA2_X_COUNT 0xFFC00C90 /* DMA Channel 2 X Count Register */ +#define DMA2_X_MODIFY 0xFFC00C94 /* DMA Channel 2 X Modify Register */ +#define DMA2_Y_COUNT 0xFFC00C98 /* DMA Channel 2 Y Count Register */ +#define DMA2_Y_MODIFY 0xFFC00C9C /* DMA Channel 2 Y Modify Register */ +#define DMA2_CURR_DESC_PTR 0xFFC00CA0 /* DMA Channel 2 Current Descriptor Pointer Register */ +#define DMA2_CURR_ADDR 0xFFC00CA4 /* DMA Channel 2 Current Address Register */ +#define DMA2_IRQ_STATUS 0xFFC00CA8 /* DMA Channel 2 Interrupt/Status Register */ +#define DMA2_PERIPHERAL_MAP 0xFFC00CAC /* DMA Channel 2 Peripheral Map Register */ +#define DMA2_CURR_X_COUNT 0xFFC00CB0 /* DMA Channel 2 Current X Count Register */ +#define DMA2_CURR_Y_COUNT 0xFFC00CB8 /* DMA Channel 2 Current Y Count Register */ + +#define DMA3_NEXT_DESC_PTR 0xFFC00CC0 /* DMA Channel 3 Next Descriptor Pointer Register */ +#define DMA3_START_ADDR 0xFFC00CC4 /* DMA Channel 3 Start Address Register */ +#define DMA3_CONFIG 0xFFC00CC8 /* DMA Channel 3 Configuration Register */ +#define DMA3_X_COUNT 0xFFC00CD0 /* DMA Channel 3 X Count Register */ +#define DMA3_X_MODIFY 0xFFC00CD4 /* DMA Channel 3 X Modify Register */ +#define DMA3_Y_COUNT 0xFFC00CD8 /* DMA Channel 3 Y Count Register */ +#define DMA3_Y_MODIFY 0xFFC00CDC /* DMA Channel 3 Y Modify Register */ +#define DMA3_CURR_DESC_PTR 0xFFC00CE0 /* DMA Channel 3 Current Descriptor Pointer Register */ +#define DMA3_CURR_ADDR 0xFFC00CE4 /* DMA Channel 3 Current Address Register */ +#define DMA3_IRQ_STATUS 0xFFC00CE8 /* DMA Channel 3 Interrupt/Status Register */ +#define DMA3_PERIPHERAL_MAP 0xFFC00CEC /* DMA Channel 3 Peripheral Map Register */ +#define DMA3_CURR_X_COUNT 0xFFC00CF0 /* DMA Channel 3 Current X Count Register */ +#define DMA3_CURR_Y_COUNT 0xFFC00CF8 /* DMA Channel 3 Current Y Count Register */ + +#define DMA4_NEXT_DESC_PTR 0xFFC00D00 /* DMA Channel 4 Next Descriptor Pointer Register */ +#define DMA4_START_ADDR 0xFFC00D04 /* DMA Channel 4 Start Address Register */ +#define DMA4_CONFIG 0xFFC00D08 /* DMA Channel 4 Configuration Register */ +#define DMA4_X_COUNT 0xFFC00D10 /* DMA Channel 4 X Count Register */ +#define DMA4_X_MODIFY 0xFFC00D14 /* DMA Channel 4 X Modify Register */ +#define DMA4_Y_COUNT 0xFFC00D18 /* DMA Channel 4 Y Count Register */ +#define DMA4_Y_MODIFY 0xFFC00D1C /* DMA Channel 4 Y Modify Register */ +#define DMA4_CURR_DESC_PTR 0xFFC00D20 /* DMA Channel 4 Current Descriptor Pointer Register */ +#define DMA4_CURR_ADDR 0xFFC00D24 /* DMA Channel 4 Current Address Register */ +#define DMA4_IRQ_STATUS 0xFFC00D28 /* DMA Channel 4 Interrupt/Status Register */ +#define DMA4_PERIPHERAL_MAP 0xFFC00D2C /* DMA Channel 4 Peripheral Map Register */ +#define DMA4_CURR_X_COUNT 0xFFC00D30 /* DMA Channel 4 Current X Count Register */ +#define DMA4_CURR_Y_COUNT 0xFFC00D38 /* DMA Channel 4 Current Y Count Register */ + +#define DMA5_NEXT_DESC_PTR 0xFFC00D40 /* DMA Channel 5 Next Descriptor Pointer Register */ +#define DMA5_START_ADDR 0xFFC00D44 /* DMA Channel 5 Start Address Register */ +#define DMA5_CONFIG 0xFFC00D48 /* DMA Channel 5 Configuration Register */ +#define DMA5_X_COUNT 0xFFC00D50 /* DMA Channel 5 X Count Register */ +#define DMA5_X_MODIFY 0xFFC00D54 /* DMA Channel 5 X Modify Register */ +#define DMA5_Y_COUNT 0xFFC00D58 /* DMA Channel 5 Y Count Register */ +#define DMA5_Y_MODIFY 0xFFC00D5C /* DMA Channel 5 Y Modify Register */ +#define DMA5_CURR_DESC_PTR 0xFFC00D60 /* DMA Channel 5 Current Descriptor Pointer Register */ +#define DMA5_CURR_ADDR 0xFFC00D64 /* DMA Channel 5 Current Address Register */ +#define DMA5_IRQ_STATUS 0xFFC00D68 /* DMA Channel 5 Interrupt/Status Register */ +#define DMA5_PERIPHERAL_MAP 0xFFC00D6C /* DMA Channel 5 Peripheral Map Register */ +#define DMA5_CURR_X_COUNT 0xFFC00D70 /* DMA Channel 5 Current X Count Register */ +#define DMA5_CURR_Y_COUNT 0xFFC00D78 /* DMA Channel 5 Current Y Count Register */ + +#define DMA6_NEXT_DESC_PTR 0xFFC00D80 /* DMA Channel 6 Next Descriptor Pointer Register */ +#define DMA6_START_ADDR 0xFFC00D84 /* DMA Channel 6 Start Address Register */ +#define DMA6_CONFIG 0xFFC00D88 /* DMA Channel 6 Configuration Register */ +#define DMA6_X_COUNT 0xFFC00D90 /* DMA Channel 6 X Count Register */ +#define DMA6_X_MODIFY 0xFFC00D94 /* DMA Channel 6 X Modify Register */ +#define DMA6_Y_COUNT 0xFFC00D98 /* DMA Channel 6 Y Count Register */ +#define DMA6_Y_MODIFY 0xFFC00D9C /* DMA Channel 6 Y Modify Register */ +#define DMA6_CURR_DESC_PTR 0xFFC00DA0 /* DMA Channel 6 Current Descriptor Pointer Register */ +#define DMA6_CURR_ADDR 0xFFC00DA4 /* DMA Channel 6 Current Address Register */ +#define DMA6_IRQ_STATUS 0xFFC00DA8 /* DMA Channel 6 Interrupt/Status Register */ +#define DMA6_PERIPHERAL_MAP 0xFFC00DAC /* DMA Channel 6 Peripheral Map Register */ +#define DMA6_CURR_X_COUNT 0xFFC00DB0 /* DMA Channel 6 Current X Count Register */ +#define DMA6_CURR_Y_COUNT 0xFFC00DB8 /* DMA Channel 6 Current Y Count Register */ + +#define DMA7_NEXT_DESC_PTR 0xFFC00DC0 /* DMA Channel 7 Next Descriptor Pointer Register */ +#define DMA7_START_ADDR 0xFFC00DC4 /* DMA Channel 7 Start Address Register */ +#define DMA7_CONFIG 0xFFC00DC8 /* DMA Channel 7 Configuration Register */ +#define DMA7_X_COUNT 0xFFC00DD0 /* DMA Channel 7 X Count Register */ +#define DMA7_X_MODIFY 0xFFC00DD4 /* DMA Channel 7 X Modify Register */ +#define DMA7_Y_COUNT 0xFFC00DD8 /* DMA Channel 7 Y Count Register */ +#define DMA7_Y_MODIFY 0xFFC00DDC /* DMA Channel 7 Y Modify Register */ +#define DMA7_CURR_DESC_PTR 0xFFC00DE0 /* DMA Channel 7 Current Descriptor Pointer Register */ +#define DMA7_CURR_ADDR 0xFFC00DE4 /* DMA Channel 7 Current Address Register */ +#define DMA7_IRQ_STATUS 0xFFC00DE8 /* DMA Channel 7 Interrupt/Status Register */ +#define DMA7_PERIPHERAL_MAP 0xFFC00DEC /* DMA Channel 7 Peripheral Map Register */ +#define DMA7_CURR_X_COUNT 0xFFC00DF0 /* DMA Channel 7 Current X Count Register */ +#define DMA7_CURR_Y_COUNT 0xFFC00DF8 /* DMA Channel 7 Current Y Count Register */ + +#define DMA8_NEXT_DESC_PTR 0xFFC00E00 /* DMA Channel 8 Next Descriptor Pointer Register */ +#define DMA8_START_ADDR 0xFFC00E04 /* DMA Channel 8 Start Address Register */ +#define DMA8_CONFIG 0xFFC00E08 /* DMA Channel 8 Configuration Register */ +#define DMA8_X_COUNT 0xFFC00E10 /* DMA Channel 8 X Count Register */ +#define DMA8_X_MODIFY 0xFFC00E14 /* DMA Channel 8 X Modify Register */ +#define DMA8_Y_COUNT 0xFFC00E18 /* DMA Channel 8 Y Count Register */ +#define DMA8_Y_MODIFY 0xFFC00E1C /* DMA Channel 8 Y Modify Register */ +#define DMA8_CURR_DESC_PTR 0xFFC00E20 /* DMA Channel 8 Current Descriptor Pointer Register */ +#define DMA8_CURR_ADDR 0xFFC00E24 /* DMA Channel 8 Current Address Register */ +#define DMA8_IRQ_STATUS 0xFFC00E28 /* DMA Channel 8 Interrupt/Status Register */ +#define DMA8_PERIPHERAL_MAP 0xFFC00E2C /* DMA Channel 8 Peripheral Map Register */ +#define DMA8_CURR_X_COUNT 0xFFC00E30 /* DMA Channel 8 Current X Count Register */ +#define DMA8_CURR_Y_COUNT 0xFFC00E38 /* DMA Channel 8 Current Y Count Register */ + +#define DMA9_NEXT_DESC_PTR 0xFFC00E40 /* DMA Channel 9 Next Descriptor Pointer Register */ +#define DMA9_START_ADDR 0xFFC00E44 /* DMA Channel 9 Start Address Register */ +#define DMA9_CONFIG 0xFFC00E48 /* DMA Channel 9 Configuration Register */ +#define DMA9_X_COUNT 0xFFC00E50 /* DMA Channel 9 X Count Register */ +#define DMA9_X_MODIFY 0xFFC00E54 /* DMA Channel 9 X Modify Register */ +#define DMA9_Y_COUNT 0xFFC00E58 /* DMA Channel 9 Y Count Register */ +#define DMA9_Y_MODIFY 0xFFC00E5C /* DMA Channel 9 Y Modify Register */ +#define DMA9_CURR_DESC_PTR 0xFFC00E60 /* DMA Channel 9 Current Descriptor Pointer Register */ +#define DMA9_CURR_ADDR 0xFFC00E64 /* DMA Channel 9 Current Address Register */ +#define DMA9_IRQ_STATUS 0xFFC00E68 /* DMA Channel 9 Interrupt/Status Register */ +#define DMA9_PERIPHERAL_MAP 0xFFC00E6C /* DMA Channel 9 Peripheral Map Register */ +#define DMA9_CURR_X_COUNT 0xFFC00E70 /* DMA Channel 9 Current X Count Register */ +#define DMA9_CURR_Y_COUNT 0xFFC00E78 /* DMA Channel 9 Current Y Count Register */ + +#define DMA10_NEXT_DESC_PTR 0xFFC00E80 /* DMA Channel 10 Next Descriptor Pointer Register */ +#define DMA10_START_ADDR 0xFFC00E84 /* DMA Channel 10 Start Address Register */ +#define DMA10_CONFIG 0xFFC00E88 /* DMA Channel 10 Configuration Register */ +#define DMA10_X_COUNT 0xFFC00E90 /* DMA Channel 10 X Count Register */ +#define DMA10_X_MODIFY 0xFFC00E94 /* DMA Channel 10 X Modify Register */ +#define DMA10_Y_COUNT 0xFFC00E98 /* DMA Channel 10 Y Count Register */ +#define DMA10_Y_MODIFY 0xFFC00E9C /* DMA Channel 10 Y Modify Register */ +#define DMA10_CURR_DESC_PTR 0xFFC00EA0 /* DMA Channel 10 Current Descriptor Pointer Register */ +#define DMA10_CURR_ADDR 0xFFC00EA4 /* DMA Channel 10 Current Address Register */ +#define DMA10_IRQ_STATUS 0xFFC00EA8 /* DMA Channel 10 Interrupt/Status Register */ +#define DMA10_PERIPHERAL_MAP 0xFFC00EAC /* DMA Channel 10 Peripheral Map Register */ +#define DMA10_CURR_X_COUNT 0xFFC00EB0 /* DMA Channel 10 Current X Count Register */ +#define DMA10_CURR_Y_COUNT 0xFFC00EB8 /* DMA Channel 10 Current Y Count Register */ + +#define DMA11_NEXT_DESC_PTR 0xFFC00EC0 /* DMA Channel 11 Next Descriptor Pointer Register */ +#define DMA11_START_ADDR 0xFFC00EC4 /* DMA Channel 11 Start Address Register */ +#define DMA11_CONFIG 0xFFC00EC8 /* DMA Channel 11 Configuration Register */ +#define DMA11_X_COUNT 0xFFC00ED0 /* DMA Channel 11 X Count Register */ +#define DMA11_X_MODIFY 0xFFC00ED4 /* DMA Channel 11 X Modify Register */ +#define DMA11_Y_COUNT 0xFFC00ED8 /* DMA Channel 11 Y Count Register */ +#define DMA11_Y_MODIFY 0xFFC00EDC /* DMA Channel 11 Y Modify Register */ +#define DMA11_CURR_DESC_PTR 0xFFC00EE0 /* DMA Channel 11 Current Descriptor Pointer Register */ +#define DMA11_CURR_ADDR 0xFFC00EE4 /* DMA Channel 11 Current Address Register */ +#define DMA11_IRQ_STATUS 0xFFC00EE8 /* DMA Channel 11 Interrupt/Status Register */ +#define DMA11_PERIPHERAL_MAP 0xFFC00EEC /* DMA Channel 11 Peripheral Map Register */ +#define DMA11_CURR_X_COUNT 0xFFC00EF0 /* DMA Channel 11 Current X Count Register */ +#define DMA11_CURR_Y_COUNT 0xFFC00EF8 /* DMA Channel 11 Current Y Count Register */ + +#define MDMA_D0_NEXT_DESC_PTR 0xFFC00F00 /* MemDMA Stream 0 Destination Next Descriptor Pointer Register */ +#define MDMA_D0_START_ADDR 0xFFC00F04 /* MemDMA Stream 0 Destination Start Address Register */ +#define MDMA_D0_CONFIG 0xFFC00F08 /* MemDMA Stream 0 Destination Configuration Register */ +#define MDMA_D0_X_COUNT 0xFFC00F10 /* MemDMA Stream 0 Destination X Count Register */ +#define MDMA_D0_X_MODIFY 0xFFC00F14 /* MemDMA Stream 0 Destination X Modify Register */ +#define MDMA_D0_Y_COUNT 0xFFC00F18 /* MemDMA Stream 0 Destination Y Count Register */ +#define MDMA_D0_Y_MODIFY 0xFFC00F1C /* MemDMA Stream 0 Destination Y Modify Register */ +#define MDMA_D0_CURR_DESC_PTR 0xFFC00F20 /* MemDMA Stream 0 Destination Current Descriptor Pointer Register */ +#define MDMA_D0_CURR_ADDR 0xFFC00F24 /* MemDMA Stream 0 Destination Current Address Register */ +#define MDMA_D0_IRQ_STATUS 0xFFC00F28 /* MemDMA Stream 0 Destination Interrupt/Status Register */ +#define MDMA_D0_PERIPHERAL_MAP 0xFFC00F2C /* MemDMA Stream 0 Destination Peripheral Map Register */ +#define MDMA_D0_CURR_X_COUNT 0xFFC00F30 /* MemDMA Stream 0 Destination Current X Count Register */ +#define MDMA_D0_CURR_Y_COUNT 0xFFC00F38 /* MemDMA Stream 0 Destination Current Y Count Register */ + +#define MDMA_S0_NEXT_DESC_PTR 0xFFC00F40 /* MemDMA Stream 0 Source Next Descriptor Pointer Register */ +#define MDMA_S0_START_ADDR 0xFFC00F44 /* MemDMA Stream 0 Source Start Address Register */ +#define MDMA_S0_CONFIG 0xFFC00F48 /* MemDMA Stream 0 Source Configuration Register */ +#define MDMA_S0_X_COUNT 0xFFC00F50 /* MemDMA Stream 0 Source X Count Register */ +#define MDMA_S0_X_MODIFY 0xFFC00F54 /* MemDMA Stream 0 Source X Modify Register */ +#define MDMA_S0_Y_COUNT 0xFFC00F58 /* MemDMA Stream 0 Source Y Count Register */ +#define MDMA_S0_Y_MODIFY 0xFFC00F5C /* MemDMA Stream 0 Source Y Modify Register */ +#define MDMA_S0_CURR_DESC_PTR 0xFFC00F60 /* MemDMA Stream 0 Source Current Descriptor Pointer Register */ +#define MDMA_S0_CURR_ADDR 0xFFC00F64 /* MemDMA Stream 0 Source Current Address Register */ +#define MDMA_S0_IRQ_STATUS 0xFFC00F68 /* MemDMA Stream 0 Source Interrupt/Status Register */ +#define MDMA_S0_PERIPHERAL_MAP 0xFFC00F6C /* MemDMA Stream 0 Source Peripheral Map Register */ +#define MDMA_S0_CURR_X_COUNT 0xFFC00F70 /* MemDMA Stream 0 Source Current X Count Register */ +#define MDMA_S0_CURR_Y_COUNT 0xFFC00F78 /* MemDMA Stream 0 Source Current Y Count Register */ + +#define MDMA_D1_NEXT_DESC_PTR 0xFFC00F80 /* MemDMA Stream 1 Destination Next Descriptor Pointer Register */ +#define MDMA_D1_START_ADDR 0xFFC00F84 /* MemDMA Stream 1 Destination Start Address Register */ +#define MDMA_D1_CONFIG 0xFFC00F88 /* MemDMA Stream 1 Destination Configuration Register */ +#define MDMA_D1_X_COUNT 0xFFC00F90 /* MemDMA Stream 1 Destination X Count Register */ +#define MDMA_D1_X_MODIFY 0xFFC00F94 /* MemDMA Stream 1 Destination X Modify Register */ +#define MDMA_D1_Y_COUNT 0xFFC00F98 /* MemDMA Stream 1 Destination Y Count Register */ +#define MDMA_D1_Y_MODIFY 0xFFC00F9C /* MemDMA Stream 1 Destination Y Modify Register */ +#define MDMA_D1_CURR_DESC_PTR 0xFFC00FA0 /* MemDMA Stream 1 Destination Current Descriptor Pointer Register */ +#define MDMA_D1_CURR_ADDR 0xFFC00FA4 /* MemDMA Stream 1 Destination Current Address Register */ +#define MDMA_D1_IRQ_STATUS 0xFFC00FA8 /* MemDMA Stream 1 Destination Interrupt/Status Register */ +#define MDMA_D1_PERIPHERAL_MAP 0xFFC00FAC /* MemDMA Stream 1 Destination Peripheral Map Register */ +#define MDMA_D1_CURR_X_COUNT 0xFFC00FB0 /* MemDMA Stream 1 Destination Current X Count Register */ +#define MDMA_D1_CURR_Y_COUNT 0xFFC00FB8 /* MemDMA Stream 1 Destination Current Y Count Register */ + +#define MDMA_S1_NEXT_DESC_PTR 0xFFC00FC0 /* MemDMA Stream 1 Source Next Descriptor Pointer Register */ +#define MDMA_S1_START_ADDR 0xFFC00FC4 /* MemDMA Stream 1 Source Start Address Register */ +#define MDMA_S1_CONFIG 0xFFC00FC8 /* MemDMA Stream 1 Source Configuration Register */ +#define MDMA_S1_X_COUNT 0xFFC00FD0 /* MemDMA Stream 1 Source X Count Register */ +#define MDMA_S1_X_MODIFY 0xFFC00FD4 /* MemDMA Stream 1 Source X Modify Register */ +#define MDMA_S1_Y_COUNT 0xFFC00FD8 /* MemDMA Stream 1 Source Y Count Register */ +#define MDMA_S1_Y_MODIFY 0xFFC00FDC /* MemDMA Stream 1 Source Y Modify Register */ +#define MDMA_S1_CURR_DESC_PTR 0xFFC00FE0 /* MemDMA Stream 1 Source Current Descriptor Pointer Register */ +#define MDMA_S1_CURR_ADDR 0xFFC00FE4 /* MemDMA Stream 1 Source Current Address Register */ +#define MDMA_S1_IRQ_STATUS 0xFFC00FE8 /* MemDMA Stream 1 Source Interrupt/Status Register */ +#define MDMA_S1_PERIPHERAL_MAP 0xFFC00FEC /* MemDMA Stream 1 Source Peripheral Map Register */ +#define MDMA_S1_CURR_X_COUNT 0xFFC00FF0 /* MemDMA Stream 1 Source Current X Count Register */ +#define MDMA_S1_CURR_Y_COUNT 0xFFC00FF8 /* MemDMA Stream 1 Source Current Y Count Register */ + + +/* Parallel Peripheral Interface (0xFFC01000 - 0xFFC010FF) */ +#define PPI_CONTROL 0xFFC01000 /* PPI Control Register */ +#define PPI_STATUS 0xFFC01004 /* PPI Status Register */ +#define PPI_COUNT 0xFFC01008 /* PPI Transfer Count Register */ +#define PPI_DELAY 0xFFC0100C /* PPI Delay Count Register */ +#define PPI_FRAME 0xFFC01010 /* PPI Frame Length Register */ + + +/* Two-Wire Interface (0xFFC01400 - 0xFFC014FF) */ +#define TWI_CLKDIV 0xFFC01400 /* Serial Clock Divider Register */ +#define TWI_CONTROL 0xFFC01404 /* TWI Control Register */ +#define TWI_SLAVE_CTL 0xFFC01408 /* Slave Mode Control Register */ +#define TWI_SLAVE_STAT 0xFFC0140C /* Slave Mode Status Register */ +#define TWI_SLAVE_ADDR 0xFFC01410 /* Slave Mode Address Register */ +#define TWI_MASTER_CTL 0xFFC01414 /* Master Mode Control Register */ +#define TWI_MASTER_STAT 0xFFC01418 /* Master Mode Status Register */ +#define TWI_MASTER_ADDR 0xFFC0141C /* Master Mode Address Register */ +#define TWI_INT_STAT 0xFFC01420 /* TWI Interrupt Status Register */ +#define TWI_INT_MASK 0xFFC01424 /* TWI Master Interrupt Mask Register */ +#define TWI_FIFO_CTL 0xFFC01428 /* FIFO Control Register */ +#define TWI_FIFO_STAT 0xFFC0142C /* FIFO Status Register */ +#define TWI_XMT_DATA8 0xFFC01480 /* FIFO Transmit Data Single Byte Register */ +#define TWI_XMT_DATA16 0xFFC01484 /* FIFO Transmit Data Double Byte Register */ +#define TWI_RCV_DATA8 0xFFC01488 /* FIFO Receive Data Single Byte Register */ +#define TWI_RCV_DATA16 0xFFC0148C /* FIFO Receive Data Double Byte Register */ + + +/* General Purpose I/O Port G (0xFFC01500 - 0xFFC015FF) */ +#define PORTGIO 0xFFC01500 /* Port G I/O Pin State Specify Register */ +#define PORTGIO_CLEAR 0xFFC01504 /* Port G I/O Peripheral Interrupt Clear Register */ +#define PORTGIO_SET 0xFFC01508 /* Port G I/O Peripheral Interrupt Set Register */ +#define PORTGIO_TOGGLE 0xFFC0150C /* Port G I/O Pin State Toggle Register */ +#define PORTGIO_MASKA 0xFFC01510 /* Port G I/O Mask State Specify Interrupt A Register */ +#define PORTGIO_MASKA_CLEAR 0xFFC01514 /* Port G I/O Mask Disable Interrupt A Register */ +#define PORTGIO_MASKA_SET 0xFFC01518 /* Port G I/O Mask Enable Interrupt A Register */ +#define PORTGIO_MASKA_TOGGLE 0xFFC0151C /* Port G I/O Mask Toggle Enable Interrupt A Register */ +#define PORTGIO_MASKB 0xFFC01520 /* Port G I/O Mask State Specify Interrupt B Register */ +#define PORTGIO_MASKB_CLEAR 0xFFC01524 /* Port G I/O Mask Disable Interrupt B Register */ +#define PORTGIO_MASKB_SET 0xFFC01528 /* Port G I/O Mask Enable Interrupt B Register */ +#define PORTGIO_MASKB_TOGGLE 0xFFC0152C /* Port G I/O Mask Toggle Enable Interrupt B Register */ +#define PORTGIO_DIR 0xFFC01530 /* Port G I/O Direction Register */ +#define PORTGIO_POLAR 0xFFC01534 /* Port G I/O Source Polarity Register */ +#define PORTGIO_EDGE 0xFFC01538 /* Port G I/O Source Sensitivity Register */ +#define PORTGIO_BOTH 0xFFC0153C /* Port G I/O Set on BOTH Edges Register */ +#define PORTGIO_INEN 0xFFC01540 /* Port G I/O Input Enable Register */ + + +/* General Purpose I/O Port H (0xFFC01700 - 0xFFC017FF) */ +#define PORTHIO 0xFFC01700 /* Port H I/O Pin State Specify Register */ +#define PORTHIO_CLEAR 0xFFC01704 /* Port H I/O Peripheral Interrupt Clear Register */ +#define PORTHIO_SET 0xFFC01708 /* Port H I/O Peripheral Interrupt Set Register */ +#define PORTHIO_TOGGLE 0xFFC0170C /* Port H I/O Pin State Toggle Register */ +#define PORTHIO_MASKA 0xFFC01710 /* Port H I/O Mask State Specify Interrupt A Register */ +#define PORTHIO_MASKA_CLEAR 0xFFC01714 /* Port H I/O Mask Disable Interrupt A Register */ +#define PORTHIO_MASKA_SET 0xFFC01718 /* Port H I/O Mask Enable Interrupt A Register */ +#define PORTHIO_MASKA_TOGGLE 0xFFC0171C /* Port H I/O Mask Toggle Enable Interrupt A Register */ +#define PORTHIO_MASKB 0xFFC01720 /* Port H I/O Mask State Specify Interrupt B Register */ +#define PORTHIO_MASKB_CLEAR 0xFFC01724 /* Port H I/O Mask Disable Interrupt B Register */ +#define PORTHIO_MASKB_SET 0xFFC01728 /* Port H I/O Mask Enable Interrupt B Register */ +#define PORTHIO_MASKB_TOGGLE 0xFFC0172C /* Port H I/O Mask Toggle Enable Interrupt B Register */ +#define PORTHIO_DIR 0xFFC01730 /* Port H I/O Direction Register */ +#define PORTHIO_POLAR 0xFFC01734 /* Port H I/O Source Polarity Register */ +#define PORTHIO_EDGE 0xFFC01738 /* Port H I/O Source Sensitivity Register */ +#define PORTHIO_BOTH 0xFFC0173C /* Port H I/O Set on BOTH Edges Register */ +#define PORTHIO_INEN 0xFFC01740 /* Port H I/O Input Enable Register */ + + +/* UART1 Controller (0xFFC02000 - 0xFFC020FF) */ +#define UART1_DLL 0xffc02000 /* Divisor Latch Low Byte */ +#define UART1_DLH 0xffc02004 /* Divisor Latch High Byte */ +#define UART1_GCTL 0xffc02008 /* Global Control Register */ +#define UART1_LCR 0xffc0200c /* Line Control Register */ +#define UART1_MCR 0xffc02010 /* Modem Control Register */ +#define UART1_LSR 0xffc02014 /* Line Status Register */ +#define UART1_MSR 0xffc02018 /* Modem Status Register */ +#define UART1_SCR 0xffc0201c /* Scratch Register */ +#define UART1_IER_SET 0xffc02020 /* Interrupt Enable Register Set */ +#define UART1_IER_CLEAR 0xffc02024 /* Interrupt Enable Register Clear */ +#define UART1_THR 0xffc02028 /* Transmit Hold Register */ +#define UART1_RBR 0xffc0202c /* Receive Buffer Register */ + + +/* CAN Controller (0xFFC02A00 - 0xFFC02FFF) */ +/* For Mailboxes 0-15 */ +#define CAN_MC1 0xFFC02A00 /* Mailbox config reg 1 */ +#define CAN_MD1 0xFFC02A04 /* Mailbox direction reg 1 */ +#define CAN_TRS1 0xFFC02A08 /* Transmit Request Set reg 1 */ +#define CAN_TRR1 0xFFC02A0C /* Transmit Request Reset reg 1 */ +#define CAN_TA1 0xFFC02A10 /* Transmit Acknowledge reg 1 */ +#define CAN_AA1 0xFFC02A14 /* Transmit Abort Acknowledge reg 1 */ +#define CAN_RMP1 0xFFC02A18 /* Receive Message Pending reg 1 */ +#define CAN_RML1 0xFFC02A1C /* Receive Message Lost reg 1 */ +#define CAN_MBTIF1 0xFFC02A20 /* Mailbox Transmit Interrupt Flag reg 1 */ +#define CAN_MBRIF1 0xFFC02A24 /* Mailbox Receive Interrupt Flag reg 1 */ +#define CAN_MBIM1 0xFFC02A28 /* Mailbox Interrupt Mask reg 1 */ +#define CAN_RFH1 0xFFC02A2C /* Remote Frame Handling reg 1 */ +#define CAN_OPSS1 0xFFC02A30 /* Overwrite Protection Single Shot Xmission reg 1 */ + +/* For Mailboxes 16-31 */ +#define CAN_MC2 0xFFC02A40 /* Mailbox config reg 2 */ +#define CAN_MD2 0xFFC02A44 /* Mailbox direction reg 2 */ +#define CAN_TRS2 0xFFC02A48 /* Transmit Request Set reg 2 */ +#define CAN_TRR2 0xFFC02A4C /* Transmit Request Reset reg 2 */ +#define CAN_TA2 0xFFC02A50 /* Transmit Acknowledge reg 2 */ +#define CAN_AA2 0xFFC02A54 /* Transmit Abort Acknowledge reg 2 */ +#define CAN_RMP2 0xFFC02A58 /* Receive Message Pending reg 2 */ +#define CAN_RML2 0xFFC02A5C /* Receive Message Lost reg 2 */ +#define CAN_MBTIF2 0xFFC02A60 /* Mailbox Transmit Interrupt Flag reg 2 */ +#define CAN_MBRIF2 0xFFC02A64 /* Mailbox Receive Interrupt Flag reg 2 */ +#define CAN_MBIM2 0xFFC02A68 /* Mailbox Interrupt Mask reg 2 */ +#define CAN_RFH2 0xFFC02A6C /* Remote Frame Handling reg 2 */ +#define CAN_OPSS2 0xFFC02A70 /* Overwrite Protection Single Shot Xmission reg 2 */ + +#define CAN_CLOCK 0xFFC02A80 /* Bit Timing Configuration register 0 */ +#define CAN_TIMING 0xFFC02A84 /* Bit Timing Configuration register 1 */ + +#define CAN_DEBUG 0xFFC02A88 /* Debug Register */ +/* the following is for backwards compatibility */ +#define CAN_CNF (CAN_DEBUG ) + +#define CAN_STATUS 0xFFC02A8C /* Global Status Register */ +#define CAN_CEC 0xFFC02A90 /* Error Counter Register */ +#define CAN_GIS 0xFFC02A94 /* Global Interrupt Status Register */ +#define CAN_GIM 0xFFC02A98 /* Global Interrupt Mask Register */ +#define CAN_GIF 0xFFC02A9C /* Global Interrupt Flag Register */ +#define CAN_CONTROL 0xFFC02AA0 /* Master Control Register */ +#define CAN_INTR 0xFFC02AA4 /* Interrupt Pending Register */ +#define CAN_MBTD 0xFFC02AAC /* Mailbox Temporary Disable Feature */ +#define CAN_EWR 0xFFC02AB0 /* Programmable Warning Level */ +#define CAN_ESR 0xFFC02AB4 /* Error Status Register */ +#define CAN_UCCNT 0xFFC02AC4 /* Universal Counter */ +#define CAN_UCRC 0xFFC02AC8 /* Universal Counter Reload/Capture Register */ +#define CAN_UCCNF 0xFFC02ACC /* Universal Counter Configuration Register */ + +/* Mailbox Acceptance Masks */ +#define CAN_AM00L 0xFFC02B00 /* Mailbox 0 Low Acceptance Mask */ +#define CAN_AM00H 0xFFC02B04 /* Mailbox 0 High Acceptance Mask */ +#define CAN_AM01L 0xFFC02B08 /* Mailbox 1 Low Acceptance Mask */ +#define CAN_AM01H 0xFFC02B0C /* Mailbox 1 High Acceptance Mask */ +#define CAN_AM02L 0xFFC02B10 /* Mailbox 2 Low Acceptance Mask */ +#define CAN_AM02H 0xFFC02B14 /* Mailbox 2 High Acceptance Mask */ +#define CAN_AM03L 0xFFC02B18 /* Mailbox 3 Low Acceptance Mask */ +#define CAN_AM03H 0xFFC02B1C /* Mailbox 3 High Acceptance Mask */ +#define CAN_AM04L 0xFFC02B20 /* Mailbox 4 Low Acceptance Mask */ +#define CAN_AM04H 0xFFC02B24 /* Mailbox 4 High Acceptance Mask */ +#define CAN_AM05L 0xFFC02B28 /* Mailbox 5 Low Acceptance Mask */ +#define CAN_AM05H 0xFFC02B2C /* Mailbox 5 High Acceptance Mask */ +#define CAN_AM06L 0xFFC02B30 /* Mailbox 6 Low Acceptance Mask */ +#define CAN_AM06H 0xFFC02B34 /* Mailbox 6 High Acceptance Mask */ +#define CAN_AM07L 0xFFC02B38 /* Mailbox 7 Low Acceptance Mask */ +#define CAN_AM07H 0xFFC02B3C /* Mailbox 7 High Acceptance Mask */ +#define CAN_AM08L 0xFFC02B40 /* Mailbox 8 Low Acceptance Mask */ +#define CAN_AM08H 0xFFC02B44 /* Mailbox 8 High Acceptance Mask */ +#define CAN_AM09L 0xFFC02B48 /* Mailbox 9 Low Acceptance Mask */ +#define CAN_AM09H 0xFFC02B4C /* Mailbox 9 High Acceptance Mask */ +#define CAN_AM10L 0xFFC02B50 /* Mailbox 10 Low Acceptance Mask */ +#define CAN_AM10H 0xFFC02B54 /* Mailbox 10 High Acceptance Mask */ +#define CAN_AM11L 0xFFC02B58 /* Mailbox 11 Low Acceptance Mask */ +#define CAN_AM11H 0xFFC02B5C /* Mailbox 11 High Acceptance Mask */ +#define CAN_AM12L 0xFFC02B60 /* Mailbox 12 Low Acceptance Mask */ +#define CAN_AM12H 0xFFC02B64 /* Mailbox 12 High Acceptance Mask */ +#define CAN_AM13L 0xFFC02B68 /* Mailbox 13 Low Acceptance Mask */ +#define CAN_AM13H 0xFFC02B6C /* Mailbox 13 High Acceptance Mask */ +#define CAN_AM14L 0xFFC02B70 /* Mailbox 14 Low Acceptance Mask */ +#define CAN_AM14H 0xFFC02B74 /* Mailbox 14 High Acceptance Mask */ +#define CAN_AM15L 0xFFC02B78 /* Mailbox 15 Low Acceptance Mask */ +#define CAN_AM15H 0xFFC02B7C /* Mailbox 15 High Acceptance Mask */ + +#define CAN_AM16L 0xFFC02B80 /* Mailbox 16 Low Acceptance Mask */ +#define CAN_AM16H 0xFFC02B84 /* Mailbox 16 High Acceptance Mask */ +#define CAN_AM17L 0xFFC02B88 /* Mailbox 17 Low Acceptance Mask */ +#define CAN_AM17H 0xFFC02B8C /* Mailbox 17 High Acceptance Mask */ +#define CAN_AM18L 0xFFC02B90 /* Mailbox 18 Low Acceptance Mask */ +#define CAN_AM18H 0xFFC02B94 /* Mailbox 18 High Acceptance Mask */ +#define CAN_AM19L 0xFFC02B98 /* Mailbox 19 Low Acceptance Mask */ +#define CAN_AM19H 0xFFC02B9C /* Mailbox 19 High Acceptance Mask */ +#define CAN_AM20L 0xFFC02BA0 /* Mailbox 20 Low Acceptance Mask */ +#define CAN_AM20H 0xFFC02BA4 /* Mailbox 20 High Acceptance Mask */ +#define CAN_AM21L 0xFFC02BA8 /* Mailbox 21 Low Acceptance Mask */ +#define CAN_AM21H 0xFFC02BAC /* Mailbox 21 High Acceptance Mask */ +#define CAN_AM22L 0xFFC02BB0 /* Mailbox 22 Low Acceptance Mask */ +#define CAN_AM22H 0xFFC02BB4 /* Mailbox 22 High Acceptance Mask */ +#define CAN_AM23L 0xFFC02BB8 /* Mailbox 23 Low Acceptance Mask */ +#define CAN_AM23H 0xFFC02BBC /* Mailbox 23 High Acceptance Mask */ +#define CAN_AM24L 0xFFC02BC0 /* Mailbox 24 Low Acceptance Mask */ +#define CAN_AM24H 0xFFC02BC4 /* Mailbox 24 High Acceptance Mask */ +#define CAN_AM25L 0xFFC02BC8 /* Mailbox 25 Low Acceptance Mask */ +#define CAN_AM25H 0xFFC02BCC /* Mailbox 25 High Acceptance Mask */ +#define CAN_AM26L 0xFFC02BD0 /* Mailbox 26 Low Acceptance Mask */ +#define CAN_AM26H 0xFFC02BD4 /* Mailbox 26 High Acceptance Mask */ +#define CAN_AM27L 0xFFC02BD8 /* Mailbox 27 Low Acceptance Mask */ +#define CAN_AM27H 0xFFC02BDC /* Mailbox 27 High Acceptance Mask */ +#define CAN_AM28L 0xFFC02BE0 /* Mailbox 28 Low Acceptance Mask */ +#define CAN_AM28H 0xFFC02BE4 /* Mailbox 28 High Acceptance Mask */ +#define CAN_AM29L 0xFFC02BE8 /* Mailbox 29 Low Acceptance Mask */ +#define CAN_AM29H 0xFFC02BEC /* Mailbox 29 High Acceptance Mask */ +#define CAN_AM30L 0xFFC02BF0 /* Mailbox 30 Low Acceptance Mask */ +#define CAN_AM30H 0xFFC02BF4 /* Mailbox 30 High Acceptance Mask */ +#define CAN_AM31L 0xFFC02BF8 /* Mailbox 31 Low Acceptance Mask */ +#define CAN_AM31H 0xFFC02BFC /* Mailbox 31 High Acceptance Mask */ + +/* CAN Acceptance Mask Macros */ +#define CAN_AM_L(x) (CAN_AM00L+((x)*0x8)) +#define CAN_AM_H(x) (CAN_AM00H+((x)*0x8)) + +/* Mailbox Registers */ +#define CAN_MB00_DATA0 0xFFC02C00 /* Mailbox 0 Data Word 0 [15:0] Register */ +#define CAN_MB00_DATA1 0xFFC02C04 /* Mailbox 0 Data Word 1 [31:16] Register */ +#define CAN_MB00_DATA2 0xFFC02C08 /* Mailbox 0 Data Word 2 [47:32] Register */ +#define CAN_MB00_DATA3 0xFFC02C0C /* Mailbox 0 Data Word 3 [63:48] Register */ +#define CAN_MB00_LENGTH 0xFFC02C10 /* Mailbox 0 Data Length Code Register */ +#define CAN_MB00_TIMESTAMP 0xFFC02C14 /* Mailbox 0 Time Stamp Value Register */ +#define CAN_MB00_ID0 0xFFC02C18 /* Mailbox 0 Identifier Low Register */ +#define CAN_MB00_ID1 0xFFC02C1C /* Mailbox 0 Identifier High Register */ + +#define CAN_MB01_DATA0 0xFFC02C20 /* Mailbox 1 Data Word 0 [15:0] Register */ +#define CAN_MB01_DATA1 0xFFC02C24 /* Mailbox 1 Data Word 1 [31:16] Register */ +#define CAN_MB01_DATA2 0xFFC02C28 /* Mailbox 1 Data Word 2 [47:32] Register */ +#define CAN_MB01_DATA3 0xFFC02C2C /* Mailbox 1 Data Word 3 [63:48] Register */ +#define CAN_MB01_LENGTH 0xFFC02C30 /* Mailbox 1 Data Length Code Register */ +#define CAN_MB01_TIMESTAMP 0xFFC02C34 /* Mailbox 1 Time Stamp Value Register */ +#define CAN_MB01_ID0 0xFFC02C38 /* Mailbox 1 Identifier Low Register */ +#define CAN_MB01_ID1 0xFFC02C3C /* Mailbox 1 Identifier High Register */ + +#define CAN_MB02_DATA0 0xFFC02C40 /* Mailbox 2 Data Word 0 [15:0] Register */ +#define CAN_MB02_DATA1 0xFFC02C44 /* Mailbox 2 Data Word 1 [31:16] Register */ +#define CAN_MB02_DATA2 0xFFC02C48 /* Mailbox 2 Data Word 2 [47:32] Register */ +#define CAN_MB02_DATA3 0xFFC02C4C /* Mailbox 2 Data Word 3 [63:48] Register */ +#define CAN_MB02_LENGTH 0xFFC02C50 /* Mailbox 2 Data Length Code Register */ +#define CAN_MB02_TIMESTAMP 0xFFC02C54 /* Mailbox 2 Time Stamp Value Register */ +#define CAN_MB02_ID0 0xFFC02C58 /* Mailbox 2 Identifier Low Register */ +#define CAN_MB02_ID1 0xFFC02C5C /* Mailbox 2 Identifier High Register */ + +#define CAN_MB03_DATA0 0xFFC02C60 /* Mailbox 3 Data Word 0 [15:0] Register */ +#define CAN_MB03_DATA1 0xFFC02C64 /* Mailbox 3 Data Word 1 [31:16] Register */ +#define CAN_MB03_DATA2 0xFFC02C68 /* Mailbox 3 Data Word 2 [47:32] Register */ +#define CAN_MB03_DATA3 0xFFC02C6C /* Mailbox 3 Data Word 3 [63:48] Register */ +#define CAN_MB03_LENGTH 0xFFC02C70 /* Mailbox 3 Data Length Code Register */ +#define CAN_MB03_TIMESTAMP 0xFFC02C74 /* Mailbox 3 Time Stamp Value Register */ +#define CAN_MB03_ID0 0xFFC02C78 /* Mailbox 3 Identifier Low Register */ +#define CAN_MB03_ID1 0xFFC02C7C /* Mailbox 3 Identifier High Register */ + +#define CAN_MB04_DATA0 0xFFC02C80 /* Mailbox 4 Data Word 0 [15:0] Register */ +#define CAN_MB04_DATA1 0xFFC02C84 /* Mailbox 4 Data Word 1 [31:16] Register */ +#define CAN_MB04_DATA2 0xFFC02C88 /* Mailbox 4 Data Word 2 [47:32] Register */ +#define CAN_MB04_DATA3 0xFFC02C8C /* Mailbox 4 Data Word 3 [63:48] Register */ +#define CAN_MB04_LENGTH 0xFFC02C90 /* Mailbox 4 Data Length Code Register */ +#define CAN_MB04_TIMESTAMP 0xFFC02C94 /* Mailbox 4 Time Stamp Value Register */ +#define CAN_MB04_ID0 0xFFC02C98 /* Mailbox 4 Identifier Low Register */ +#define CAN_MB04_ID1 0xFFC02C9C /* Mailbox 4 Identifier High Register */ + +#define CAN_MB05_DATA0 0xFFC02CA0 /* Mailbox 5 Data Word 0 [15:0] Register */ +#define CAN_MB05_DATA1 0xFFC02CA4 /* Mailbox 5 Data Word 1 [31:16] Register */ +#define CAN_MB05_DATA2 0xFFC02CA8 /* Mailbox 5 Data Word 2 [47:32] Register */ +#define CAN_MB05_DATA3 0xFFC02CAC /* Mailbox 5 Data Word 3 [63:48] Register */ +#define CAN_MB05_LENGTH 0xFFC02CB0 /* Mailbox 5 Data Length Code Register */ +#define CAN_MB05_TIMESTAMP 0xFFC02CB4 /* Mailbox 5 Time Stamp Value Register */ +#define CAN_MB05_ID0 0xFFC02CB8 /* Mailbox 5 Identifier Low Register */ +#define CAN_MB05_ID1 0xFFC02CBC /* Mailbox 5 Identifier High Register */ + +#define CAN_MB06_DATA0 0xFFC02CC0 /* Mailbox 6 Data Word 0 [15:0] Register */ +#define CAN_MB06_DATA1 0xFFC02CC4 /* Mailbox 6 Data Word 1 [31:16] Register */ +#define CAN_MB06_DATA2 0xFFC02CC8 /* Mailbox 6 Data Word 2 [47:32] Register */ +#define CAN_MB06_DATA3 0xFFC02CCC /* Mailbox 6 Data Word 3 [63:48] Register */ +#define CAN_MB06_LENGTH 0xFFC02CD0 /* Mailbox 6 Data Length Code Register */ +#define CAN_MB06_TIMESTAMP 0xFFC02CD4 /* Mailbox 6 Time Stamp Value Register */ +#define CAN_MB06_ID0 0xFFC02CD8 /* Mailbox 6 Identifier Low Register */ +#define CAN_MB06_ID1 0xFFC02CDC /* Mailbox 6 Identifier High Register */ + +#define CAN_MB07_DATA0 0xFFC02CE0 /* Mailbox 7 Data Word 0 [15:0] Register */ +#define CAN_MB07_DATA1 0xFFC02CE4 /* Mailbox 7 Data Word 1 [31:16] Register */ +#define CAN_MB07_DATA2 0xFFC02CE8 /* Mailbox 7 Data Word 2 [47:32] Register */ +#define CAN_MB07_DATA3 0xFFC02CEC /* Mailbox 7 Data Word 3 [63:48] Register */ +#define CAN_MB07_LENGTH 0xFFC02CF0 /* Mailbox 7 Data Length Code Register */ +#define CAN_MB07_TIMESTAMP 0xFFC02CF4 /* Mailbox 7 Time Stamp Value Register */ +#define CAN_MB07_ID0 0xFFC02CF8 /* Mailbox 7 Identifier Low Register */ +#define CAN_MB07_ID1 0xFFC02CFC /* Mailbox 7 Identifier High Register */ + +#define CAN_MB08_DATA0 0xFFC02D00 /* Mailbox 8 Data Word 0 [15:0] Register */ +#define CAN_MB08_DATA1 0xFFC02D04 /* Mailbox 8 Data Word 1 [31:16] Register */ +#define CAN_MB08_DATA2 0xFFC02D08 /* Mailbox 8 Data Word 2 [47:32] Register */ +#define CAN_MB08_DATA3 0xFFC02D0C /* Mailbox 8 Data Word 3 [63:48] Register */ +#define CAN_MB08_LENGTH 0xFFC02D10 /* Mailbox 8 Data Length Code Register */ +#define CAN_MB08_TIMESTAMP 0xFFC02D14 /* Mailbox 8 Time Stamp Value Register */ +#define CAN_MB08_ID0 0xFFC02D18 /* Mailbox 8 Identifier Low Register */ +#define CAN_MB08_ID1 0xFFC02D1C /* Mailbox 8 Identifier High Register */ + +#define CAN_MB09_DATA0 0xFFC02D20 /* Mailbox 9 Data Word 0 [15:0] Register */ +#define CAN_MB09_DATA1 0xFFC02D24 /* Mailbox 9 Data Word 1 [31:16] Register */ +#define CAN_MB09_DATA2 0xFFC02D28 /* Mailbox 9 Data Word 2 [47:32] Register */ +#define CAN_MB09_DATA3 0xFFC02D2C /* Mailbox 9 Data Word 3 [63:48] Register */ +#define CAN_MB09_LENGTH 0xFFC02D30 /* Mailbox 9 Data Length Code Register */ +#define CAN_MB09_TIMESTAMP 0xFFC02D34 /* Mailbox 9 Time Stamp Value Register */ +#define CAN_MB09_ID0 0xFFC02D38 /* Mailbox 9 Identifier Low Register */ +#define CAN_MB09_ID1 0xFFC02D3C /* Mailbox 9 Identifier High Register */ + +#define CAN_MB10_DATA0 0xFFC02D40 /* Mailbox 10 Data Word 0 [15:0] Register */ +#define CAN_MB10_DATA1 0xFFC02D44 /* Mailbox 10 Data Word 1 [31:16] Register */ +#define CAN_MB10_DATA2 0xFFC02D48 /* Mailbox 10 Data Word 2 [47:32] Register */ +#define CAN_MB10_DATA3 0xFFC02D4C /* Mailbox 10 Data Word 3 [63:48] Register */ +#define CAN_MB10_LENGTH 0xFFC02D50 /* Mailbox 10 Data Length Code Register */ +#define CAN_MB10_TIMESTAMP 0xFFC02D54 /* Mailbox 10 Time Stamp Value Register */ +#define CAN_MB10_ID0 0xFFC02D58 /* Mailbox 10 Identifier Low Register */ +#define CAN_MB10_ID1 0xFFC02D5C /* Mailbox 10 Identifier High Register */ + +#define CAN_MB11_DATA0 0xFFC02D60 /* Mailbox 11 Data Word 0 [15:0] Register */ +#define CAN_MB11_DATA1 0xFFC02D64 /* Mailbox 11 Data Word 1 [31:16] Register */ +#define CAN_MB11_DATA2 0xFFC02D68 /* Mailbox 11 Data Word 2 [47:32] Register */ +#define CAN_MB11_DATA3 0xFFC02D6C /* Mailbox 11 Data Word 3 [63:48] Register */ +#define CAN_MB11_LENGTH 0xFFC02D70 /* Mailbox 11 Data Length Code Register */ +#define CAN_MB11_TIMESTAMP 0xFFC02D74 /* Mailbox 11 Time Stamp Value Register */ +#define CAN_MB11_ID0 0xFFC02D78 /* Mailbox 11 Identifier Low Register */ +#define CAN_MB11_ID1 0xFFC02D7C /* Mailbox 11 Identifier High Register */ + +#define CAN_MB12_DATA0 0xFFC02D80 /* Mailbox 12 Data Word 0 [15:0] Register */ +#define CAN_MB12_DATA1 0xFFC02D84 /* Mailbox 12 Data Word 1 [31:16] Register */ +#define CAN_MB12_DATA2 0xFFC02D88 /* Mailbox 12 Data Word 2 [47:32] Register */ +#define CAN_MB12_DATA3 0xFFC02D8C /* Mailbox 12 Data Word 3 [63:48] Register */ +#define CAN_MB12_LENGTH 0xFFC02D90 /* Mailbox 12 Data Length Code Register */ +#define CAN_MB12_TIMESTAMP 0xFFC02D94 /* Mailbox 12 Time Stamp Value Register */ +#define CAN_MB12_ID0 0xFFC02D98 /* Mailbox 12 Identifier Low Register */ +#define CAN_MB12_ID1 0xFFC02D9C /* Mailbox 12 Identifier High Register */ + +#define CAN_MB13_DATA0 0xFFC02DA0 /* Mailbox 13 Data Word 0 [15:0] Register */ +#define CAN_MB13_DATA1 0xFFC02DA4 /* Mailbox 13 Data Word 1 [31:16] Register */ +#define CAN_MB13_DATA2 0xFFC02DA8 /* Mailbox 13 Data Word 2 [47:32] Register */ +#define CAN_MB13_DATA3 0xFFC02DAC /* Mailbox 13 Data Word 3 [63:48] Register */ +#define CAN_MB13_LENGTH 0xFFC02DB0 /* Mailbox 13 Data Length Code Register */ +#define CAN_MB13_TIMESTAMP 0xFFC02DB4 /* Mailbox 13 Time Stamp Value Register */ +#define CAN_MB13_ID0 0xFFC02DB8 /* Mailbox 13 Identifier Low Register */ +#define CAN_MB13_ID1 0xFFC02DBC /* Mailbox 13 Identifier High Register */ + +#define CAN_MB14_DATA0 0xFFC02DC0 /* Mailbox 14 Data Word 0 [15:0] Register */ +#define CAN_MB14_DATA1 0xFFC02DC4 /* Mailbox 14 Data Word 1 [31:16] Register */ +#define CAN_MB14_DATA2 0xFFC02DC8 /* Mailbox 14 Data Word 2 [47:32] Register */ +#define CAN_MB14_DATA3 0xFFC02DCC /* Mailbox 14 Data Word 3 [63:48] Register */ +#define CAN_MB14_LENGTH 0xFFC02DD0 /* Mailbox 14 Data Length Code Register */ +#define CAN_MB14_TIMESTAMP 0xFFC02DD4 /* Mailbox 14 Time Stamp Value Register */ +#define CAN_MB14_ID0 0xFFC02DD8 /* Mailbox 14 Identifier Low Register */ +#define CAN_MB14_ID1 0xFFC02DDC /* Mailbox 14 Identifier High Register */ + +#define CAN_MB15_DATA0 0xFFC02DE0 /* Mailbox 15 Data Word 0 [15:0] Register */ +#define CAN_MB15_DATA1 0xFFC02DE4 /* Mailbox 15 Data Word 1 [31:16] Register */ +#define CAN_MB15_DATA2 0xFFC02DE8 /* Mailbox 15 Data Word 2 [47:32] Register */ +#define CAN_MB15_DATA3 0xFFC02DEC /* Mailbox 15 Data Word 3 [63:48] Register */ +#define CAN_MB15_LENGTH 0xFFC02DF0 /* Mailbox 15 Data Length Code Register */ +#define CAN_MB15_TIMESTAMP 0xFFC02DF4 /* Mailbox 15 Time Stamp Value Register */ +#define CAN_MB15_ID0 0xFFC02DF8 /* Mailbox 15 Identifier Low Register */ +#define CAN_MB15_ID1 0xFFC02DFC /* Mailbox 15 Identifier High Register */ + +#define CAN_MB16_DATA0 0xFFC02E00 /* Mailbox 16 Data Word 0 [15:0] Register */ +#define CAN_MB16_DATA1 0xFFC02E04 /* Mailbox 16 Data Word 1 [31:16] Register */ +#define CAN_MB16_DATA2 0xFFC02E08 /* Mailbox 16 Data Word 2 [47:32] Register */ +#define CAN_MB16_DATA3 0xFFC02E0C /* Mailbox 16 Data Word 3 [63:48] Register */ +#define CAN_MB16_LENGTH 0xFFC02E10 /* Mailbox 16 Data Length Code Register */ +#define CAN_MB16_TIMESTAMP 0xFFC02E14 /* Mailbox 16 Time Stamp Value Register */ +#define CAN_MB16_ID0 0xFFC02E18 /* Mailbox 16 Identifier Low Register */ +#define CAN_MB16_ID1 0xFFC02E1C /* Mailbox 16 Identifier High Register */ + +#define CAN_MB17_DATA0 0xFFC02E20 /* Mailbox 17 Data Word 0 [15:0] Register */ +#define CAN_MB17_DATA1 0xFFC02E24 /* Mailbox 17 Data Word 1 [31:16] Register */ +#define CAN_MB17_DATA2 0xFFC02E28 /* Mailbox 17 Data Word 2 [47:32] Register */ +#define CAN_MB17_DATA3 0xFFC02E2C /* Mailbox 17 Data Word 3 [63:48] Register */ +#define CAN_MB17_LENGTH 0xFFC02E30 /* Mailbox 17 Data Length Code Register */ +#define CAN_MB17_TIMESTAMP 0xFFC02E34 /* Mailbox 17 Time Stamp Value Register */ +#define CAN_MB17_ID0 0xFFC02E38 /* Mailbox 17 Identifier Low Register */ +#define CAN_MB17_ID1 0xFFC02E3C /* Mailbox 17 Identifier High Register */ + +#define CAN_MB18_DATA0 0xFFC02E40 /* Mailbox 18 Data Word 0 [15:0] Register */ +#define CAN_MB18_DATA1 0xFFC02E44 /* Mailbox 18 Data Word 1 [31:16] Register */ +#define CAN_MB18_DATA2 0xFFC02E48 /* Mailbox 18 Data Word 2 [47:32] Register */ +#define CAN_MB18_DATA3 0xFFC02E4C /* Mailbox 18 Data Word 3 [63:48] Register */ +#define CAN_MB18_LENGTH 0xFFC02E50 /* Mailbox 18 Data Length Code Register */ +#define CAN_MB18_TIMESTAMP 0xFFC02E54 /* Mailbox 18 Time Stamp Value Register */ +#define CAN_MB18_ID0 0xFFC02E58 /* Mailbox 18 Identifier Low Register */ +#define CAN_MB18_ID1 0xFFC02E5C /* Mailbox 18 Identifier High Register */ + +#define CAN_MB19_DATA0 0xFFC02E60 /* Mailbox 19 Data Word 0 [15:0] Register */ +#define CAN_MB19_DATA1 0xFFC02E64 /* Mailbox 19 Data Word 1 [31:16] Register */ +#define CAN_MB19_DATA2 0xFFC02E68 /* Mailbox 19 Data Word 2 [47:32] Register */ +#define CAN_MB19_DATA3 0xFFC02E6C /* Mailbox 19 Data Word 3 [63:48] Register */ +#define CAN_MB19_LENGTH 0xFFC02E70 /* Mailbox 19 Data Length Code Register */ +#define CAN_MB19_TIMESTAMP 0xFFC02E74 /* Mailbox 19 Time Stamp Value Register */ +#define CAN_MB19_ID0 0xFFC02E78 /* Mailbox 19 Identifier Low Register */ +#define CAN_MB19_ID1 0xFFC02E7C /* Mailbox 19 Identifier High Register */ + +#define CAN_MB20_DATA0 0xFFC02E80 /* Mailbox 20 Data Word 0 [15:0] Register */ +#define CAN_MB20_DATA1 0xFFC02E84 /* Mailbox 20 Data Word 1 [31:16] Register */ +#define CAN_MB20_DATA2 0xFFC02E88 /* Mailbox 20 Data Word 2 [47:32] Register */ +#define CAN_MB20_DATA3 0xFFC02E8C /* Mailbox 20 Data Word 3 [63:48] Register */ +#define CAN_MB20_LENGTH 0xFFC02E90 /* Mailbox 20 Data Length Code Register */ +#define CAN_MB20_TIMESTAMP 0xFFC02E94 /* Mailbox 20 Time Stamp Value Register */ +#define CAN_MB20_ID0 0xFFC02E98 /* Mailbox 20 Identifier Low Register */ +#define CAN_MB20_ID1 0xFFC02E9C /* Mailbox 20 Identifier High Register */ + +#define CAN_MB21_DATA0 0xFFC02EA0 /* Mailbox 21 Data Word 0 [15:0] Register */ +#define CAN_MB21_DATA1 0xFFC02EA4 /* Mailbox 21 Data Word 1 [31:16] Register */ +#define CAN_MB21_DATA2 0xFFC02EA8 /* Mailbox 21 Data Word 2 [47:32] Register */ +#define CAN_MB21_DATA3 0xFFC02EAC /* Mailbox 21 Data Word 3 [63:48] Register */ +#define CAN_MB21_LENGTH 0xFFC02EB0 /* Mailbox 21 Data Length Code Register */ +#define CAN_MB21_TIMESTAMP 0xFFC02EB4 /* Mailbox 21 Time Stamp Value Register */ +#define CAN_MB21_ID0 0xFFC02EB8 /* Mailbox 21 Identifier Low Register */ +#define CAN_MB21_ID1 0xFFC02EBC /* Mailbox 21 Identifier High Register */ + +#define CAN_MB22_DATA0 0xFFC02EC0 /* Mailbox 22 Data Word 0 [15:0] Register */ +#define CAN_MB22_DATA1 0xFFC02EC4 /* Mailbox 22 Data Word 1 [31:16] Register */ +#define CAN_MB22_DATA2 0xFFC02EC8 /* Mailbox 22 Data Word 2 [47:32] Register */ +#define CAN_MB22_DATA3 0xFFC02ECC /* Mailbox 22 Data Word 3 [63:48] Register */ +#define CAN_MB22_LENGTH 0xFFC02ED0 /* Mailbox 22 Data Length Code Register */ +#define CAN_MB22_TIMESTAMP 0xFFC02ED4 /* Mailbox 22 Time Stamp Value Register */ +#define CAN_MB22_ID0 0xFFC02ED8 /* Mailbox 22 Identifier Low Register */ +#define CAN_MB22_ID1 0xFFC02EDC /* Mailbox 22 Identifier High Register */ + +#define CAN_MB23_DATA0 0xFFC02EE0 /* Mailbox 23 Data Word 0 [15:0] Register */ +#define CAN_MB23_DATA1 0xFFC02EE4 /* Mailbox 23 Data Word 1 [31:16] Register */ +#define CAN_MB23_DATA2 0xFFC02EE8 /* Mailbox 23 Data Word 2 [47:32] Register */ +#define CAN_MB23_DATA3 0xFFC02EEC /* Mailbox 23 Data Word 3 [63:48] Register */ +#define CAN_MB23_LENGTH 0xFFC02EF0 /* Mailbox 23 Data Length Code Register */ +#define CAN_MB23_TIMESTAMP 0xFFC02EF4 /* Mailbox 23 Time Stamp Value Register */ +#define CAN_MB23_ID0 0xFFC02EF8 /* Mailbox 23 Identifier Low Register */ +#define CAN_MB23_ID1 0xFFC02EFC /* Mailbox 23 Identifier High Register */ + +#define CAN_MB24_DATA0 0xFFC02F00 /* Mailbox 24 Data Word 0 [15:0] Register */ +#define CAN_MB24_DATA1 0xFFC02F04 /* Mailbox 24 Data Word 1 [31:16] Register */ +#define CAN_MB24_DATA2 0xFFC02F08 /* Mailbox 24 Data Word 2 [47:32] Register */ +#define CAN_MB24_DATA3 0xFFC02F0C /* Mailbox 24 Data Word 3 [63:48] Register */ +#define CAN_MB24_LENGTH 0xFFC02F10 /* Mailbox 24 Data Length Code Register */ +#define CAN_MB24_TIMESTAMP 0xFFC02F14 /* Mailbox 24 Time Stamp Value Register */ +#define CAN_MB24_ID0 0xFFC02F18 /* Mailbox 24 Identifier Low Register */ +#define CAN_MB24_ID1 0xFFC02F1C /* Mailbox 24 Identifier High Register */ + +#define CAN_MB25_DATA0 0xFFC02F20 /* Mailbox 25 Data Word 0 [15:0] Register */ +#define CAN_MB25_DATA1 0xFFC02F24 /* Mailbox 25 Data Word 1 [31:16] Register */ +#define CAN_MB25_DATA2 0xFFC02F28 /* Mailbox 25 Data Word 2 [47:32] Register */ +#define CAN_MB25_DATA3 0xFFC02F2C /* Mailbox 25 Data Word 3 [63:48] Register */ +#define CAN_MB25_LENGTH 0xFFC02F30 /* Mailbox 25 Data Length Code Register */ +#define CAN_MB25_TIMESTAMP 0xFFC02F34 /* Mailbox 25 Time Stamp Value Register */ +#define CAN_MB25_ID0 0xFFC02F38 /* Mailbox 25 Identifier Low Register */ +#define CAN_MB25_ID1 0xFFC02F3C /* Mailbox 25 Identifier High Register */ + +#define CAN_MB26_DATA0 0xFFC02F40 /* Mailbox 26 Data Word 0 [15:0] Register */ +#define CAN_MB26_DATA1 0xFFC02F44 /* Mailbox 26 Data Word 1 [31:16] Register */ +#define CAN_MB26_DATA2 0xFFC02F48 /* Mailbox 26 Data Word 2 [47:32] Register */ +#define CAN_MB26_DATA3 0xFFC02F4C /* Mailbox 26 Data Word 3 [63:48] Register */ +#define CAN_MB26_LENGTH 0xFFC02F50 /* Mailbox 26 Data Length Code Register */ +#define CAN_MB26_TIMESTAMP 0xFFC02F54 /* Mailbox 26 Time Stamp Value Register */ +#define CAN_MB26_ID0 0xFFC02F58 /* Mailbox 26 Identifier Low Register */ +#define CAN_MB26_ID1 0xFFC02F5C /* Mailbox 26 Identifier High Register */ + +#define CAN_MB27_DATA0 0xFFC02F60 /* Mailbox 27 Data Word 0 [15:0] Register */ +#define CAN_MB27_DATA1 0xFFC02F64 /* Mailbox 27 Data Word 1 [31:16] Register */ +#define CAN_MB27_DATA2 0xFFC02F68 /* Mailbox 27 Data Word 2 [47:32] Register */ +#define CAN_MB27_DATA3 0xFFC02F6C /* Mailbox 27 Data Word 3 [63:48] Register */ +#define CAN_MB27_LENGTH 0xFFC02F70 /* Mailbox 27 Data Length Code Register */ +#define CAN_MB27_TIMESTAMP 0xFFC02F74 /* Mailbox 27 Time Stamp Value Register */ +#define CAN_MB27_ID0 0xFFC02F78 /* Mailbox 27 Identifier Low Register */ +#define CAN_MB27_ID1 0xFFC02F7C /* Mailbox 27 Identifier High Register */ + +#define CAN_MB28_DATA0 0xFFC02F80 /* Mailbox 28 Data Word 0 [15:0] Register */ +#define CAN_MB28_DATA1 0xFFC02F84 /* Mailbox 28 Data Word 1 [31:16] Register */ +#define CAN_MB28_DATA2 0xFFC02F88 /* Mailbox 28 Data Word 2 [47:32] Register */ +#define CAN_MB28_DATA3 0xFFC02F8C /* Mailbox 28 Data Word 3 [63:48] Register */ +#define CAN_MB28_LENGTH 0xFFC02F90 /* Mailbox 28 Data Length Code Register */ +#define CAN_MB28_TIMESTAMP 0xFFC02F94 /* Mailbox 28 Time Stamp Value Register */ +#define CAN_MB28_ID0 0xFFC02F98 /* Mailbox 28 Identifier Low Register */ +#define CAN_MB28_ID1 0xFFC02F9C /* Mailbox 28 Identifier High Register */ + +#define CAN_MB29_DATA0 0xFFC02FA0 /* Mailbox 29 Data Word 0 [15:0] Register */ +#define CAN_MB29_DATA1 0xFFC02FA4 /* Mailbox 29 Data Word 1 [31:16] Register */ +#define CAN_MB29_DATA2 0xFFC02FA8 /* Mailbox 29 Data Word 2 [47:32] Register */ +#define CAN_MB29_DATA3 0xFFC02FAC /* Mailbox 29 Data Word 3 [63:48] Register */ +#define CAN_MB29_LENGTH 0xFFC02FB0 /* Mailbox 29 Data Length Code Register */ +#define CAN_MB29_TIMESTAMP 0xFFC02FB4 /* Mailbox 29 Time Stamp Value Register */ +#define CAN_MB29_ID0 0xFFC02FB8 /* Mailbox 29 Identifier Low Register */ +#define CAN_MB29_ID1 0xFFC02FBC /* Mailbox 29 Identifier High Register */ + +#define CAN_MB30_DATA0 0xFFC02FC0 /* Mailbox 30 Data Word 0 [15:0] Register */ +#define CAN_MB30_DATA1 0xFFC02FC4 /* Mailbox 30 Data Word 1 [31:16] Register */ +#define CAN_MB30_DATA2 0xFFC02FC8 /* Mailbox 30 Data Word 2 [47:32] Register */ +#define CAN_MB30_DATA3 0xFFC02FCC /* Mailbox 30 Data Word 3 [63:48] Register */ +#define CAN_MB30_LENGTH 0xFFC02FD0 /* Mailbox 30 Data Length Code Register */ +#define CAN_MB30_TIMESTAMP 0xFFC02FD4 /* Mailbox 30 Time Stamp Value Register */ +#define CAN_MB30_ID0 0xFFC02FD8 /* Mailbox 30 Identifier Low Register */ +#define CAN_MB30_ID1 0xFFC02FDC /* Mailbox 30 Identifier High Register */ + +#define CAN_MB31_DATA0 0xFFC02FE0 /* Mailbox 31 Data Word 0 [15:0] Register */ +#define CAN_MB31_DATA1 0xFFC02FE4 /* Mailbox 31 Data Word 1 [31:16] Register */ +#define CAN_MB31_DATA2 0xFFC02FE8 /* Mailbox 31 Data Word 2 [47:32] Register */ +#define CAN_MB31_DATA3 0xFFC02FEC /* Mailbox 31 Data Word 3 [63:48] Register */ +#define CAN_MB31_LENGTH 0xFFC02FF0 /* Mailbox 31 Data Length Code Register */ +#define CAN_MB31_TIMESTAMP 0xFFC02FF4 /* Mailbox 31 Time Stamp Value Register */ +#define CAN_MB31_ID0 0xFFC02FF8 /* Mailbox 31 Identifier Low Register */ +#define CAN_MB31_ID1 0xFFC02FFC /* Mailbox 31 Identifier High Register */ + +/* CAN Mailbox Area Macros */ +#define CAN_MB_ID1(x) (CAN_MB00_ID1+((x)*0x20)) +#define CAN_MB_ID0(x) (CAN_MB00_ID0+((x)*0x20)) +#define CAN_MB_TIMESTAMP(x) (CAN_MB00_TIMESTAMP+((x)*0x20)) +#define CAN_MB_LENGTH(x) (CAN_MB00_LENGTH+((x)*0x20)) +#define CAN_MB_DATA3(x) (CAN_MB00_DATA3+((x)*0x20)) +#define CAN_MB_DATA2(x) (CAN_MB00_DATA2+((x)*0x20)) +#define CAN_MB_DATA1(x) (CAN_MB00_DATA1+((x)*0x20)) +#define CAN_MB_DATA0(x) (CAN_MB00_DATA0+((x)*0x20)) + + + +/* Motor Control PWM1 Registers (0xFFC03000 - 0xFFC030FF) */ +#define PWM1_CTRL 0xFFC03000 /* PWM1 Control Register */ +#define PWM1_STAT 0xFFC03004 /* PWM1 Status Register */ +#define PWM1_TM 0xFFC03008 /* PWM1 Period Register */ +#define PWM1_DT 0xFFC0300C /* PWM1 Dead Time Register */ +#define PWM1_GATE 0xFFC03010 /* PWM1 Chopping Control */ +#define PWM1_CHA 0xFFC03014 /* PWM1 Channel A Duty Control */ +#define PWM1_CHB 0xFFC03018 /* PWM1 Channel B Duty Control */ +#define PWM1_CHC 0xFFC0301C /* PWM1 Channel C Duty Control */ +#define PWM1_SEG 0xFFC03020 /* PWM1 Crossover and Output Enable */ +#define PWM1_SYNCWT 0xFFC03024 /* PWM1 Sync pulse width control */ +#define PWM1_CHAL 0xFFC03028 /* PWM1 Channel AL Duty Control (SR mode only) */ +#define PWM1_CHBL 0xFFC0302C /* PWM1 Channel BL Duty Control (SR mode only) */ +#define PWM1_CHCL 0xFFC03030 /* PWM1 Channel CL Duty Control (SR mode only) */ +#define PWM1_LSI 0xFFC03034 /* Low Side Invert (SR mode only) */ +#define PWM1_STAT2 0xFFC03038 /* PWM1 Status Register */ + + +/* ADC Controller Module Registers (0xFFC03100 - 0xFFC031FF) */ +#define ACM_CTL 0xFFC03100 /* ACM Control Register */ +#define ACM_TC0 0xFFC03104 /* ACM Timing Configuration 0 Register */ +#define ACM_TC1 0xFFC03108 /* ACM Timing Configuration 1 Register */ +#define ACM_STAT 0xFFC0310C /* ACM Status Register */ +#define ACM_ES 0xFFC03110 /* ACM Event Status Register */ +#define ACM_IMSK 0xFFC03114 /* ACM Interrupt Mask Register */ +#define ACM_MS 0xFFC03118 /* ACM Missed Event Status Register */ +#define ACM_EMSK 0xFFC0311C /* ACM Missed Event Interrupt Mask Register */ + +#define ACM_ER0 0xFFC03120 /* ACM Event 0 Control Register */ +#define ACM_ER1 0xFFC03124 /* ACM Event 1 Control Register */ +#define ACM_ER2 0xFFC03128 /* ACM Event 2 Control Register */ +#define ACM_ER3 0xFFC0312C /* ACM Event 3 Control Register */ +#define ACM_ER4 0xFFC03130 /* ACM Event 4 Control Register */ +#define ACM_ER5 0xFFC03134 /* ACM Event 5 Control Register */ +#define ACM_ER6 0xFFC03138 /* ACM Event 6 Control Register */ +#define ACM_ER7 0xFFC0313C /* ACM Event 7 Control Register */ +#define ACM_ER8 0xFFC03140 /* ACM Event 8 Control Register */ +#define ACM_ER9 0xFFC03144 /* ACM Event 9 Control Register */ +#define ACM_ER10 0xFFC03148 /* ACM Event 10 Control Register */ +#define ACM_ER11 0xFFC0314C /* ACM Event 11 Control Register */ +#define ACM_ER12 0xFFC03150 /* ACM Event 12 Control Register */ +#define ACM_ER13 0xFFC03154 /* ACM Event 13 Control Register */ +#define ACM_ER14 0xFFC03158 /* ACM Event 14 Control Register */ +#define ACM_ER15 0xFFC0315C /* ACM Event 15 Control Register */ + +#define ACM_ET0 0xFFC03180 /* ACM Event 0 Time Register */ +#define ACM_ET1 0xFFC03184 /* ACM Event 1 Time Register */ +#define ACM_ET2 0xFFC03188 /* ACM Event 2 Time Register */ +#define ACM_ET3 0xFFC0318C /* ACM Event 3 Time Register */ +#define ACM_ET4 0xFFC03190 /* ACM Event 4 Time Register */ +#define ACM_ET5 0xFFC03194 /* ACM Event 5 Time Register */ +#define ACM_ET6 0xFFC03198 /* ACM Event 6 Time Register */ +#define ACM_ET7 0xFFC0319C /* ACM Event 7 Time Register */ +#define ACM_ET8 0xFFC031A0 /* ACM Event 8 Time Register */ +#define ACM_ET9 0xFFC031A4 /* ACM Event 9 Time Register */ +#define ACM_ET10 0xFFC031A8 /* ACM Event 10 Time Register */ +#define ACM_ET11 0xFFC031AC /* ACM Event 11 Time Register */ +#define ACM_ET12 0xFFC031B0 /* ACM Event 12 Time Register */ +#define ACM_ET13 0xFFC031B4 /* ACM Event 13 Time Register */ +#define ACM_ET14 0xFFC031B8 /* ACM Event 14 Time Register */ +#define ACM_ET15 0xFFC031BC /* ACM Event 15 Time Register */ + +#define ACM_TMR0 0xFFC031C0 /* ACM Timer 0 Registers */ +#define ACM_TMR1 0xFFC031C4 /* ACM Timer 1 Registers */ + + +/* Pin Control Registers (0xFFC03200 - 0xFFC032FF) */ +#define PORTF_FER 0xFFC03200 /* Port F Function Enable Register (Alternate/Flag*) */ +#define PORTG_FER 0xFFC03204 /* Port G Function Enable Register (Alternate/Flag*) */ +#define PORTH_FER 0xFFC03208 /* Port H Function Enable Register (Alternate/Flag*) */ + + +/* GPIO PIN mux (0xFFC03210 - OxFFC03288) */ +#define PORTF_MUX 0xFFC03210 /* Port F mux control */ +#define PORTG_MUX 0xFFC03214 /* Port G mux control */ +#define PORTH_MUX 0xFFC03218 /* Port H mux control */ +#define PORTF_HYSTERESIS 0xFFC03240 /* Port F Schmitt trigger control */ +#define PORTG_HYSTERESIS 0xFFC03244 /* Port G Schmitt trigger control */ +#define PORTH_HYSTERESIS 0xFFC03248 /* Port H Schmitt trigger control */ + +#define NONGPIO_DRIVE 0xFFC03280 /* Misc Port drive strength control */ +#define NONGPIO_HYSTERESIS 0xFFC03288 /* Misc Port Schmitt Trigger control */ + +#define FLASH_CONTROL 0xFFC0328C /* Stacked flash control register */ +#define FLASH_CONTROL_SET 0xFFC03290 /* Stacked flash control set register */ +#define FLASH_CONTROL_CLEAR 0xFFC03294 /* Stacked flash control clear register */ + + +/* Counter 1 Registers (0xFFC03300 - 0xFFC033FF) */ +#define CNT1_CONFIG 0xFFC03300 /* Counter 1 Configuration Register */ +#define CNT1_IMASK 0xFFC03304 /* Counter 1 Interrupt Mask Register */ +#define CNT1_STATUS 0xFFC03308 /* Counter 1 Status Register */ +#define CNT1_COMMAND 0xFFC0330C /* Counter 1 Command Register */ +#define CNT1_DEBOUNCE 0xFFC03310 /* Counter 1 Debounce Register */ +#define CNT1_COUNTER 0xFFC03314 /* Counter 1 Counter Register */ +#define CNT1_MAX 0xFFC03318 /* Counter 1 Boundry Value Register - max count */ +#define CNT1_MIN 0xFFC0331C /* Counter 1 Boundry Value Register - min count */ + + +/* SPI1 Controller (0xFFC03400 - 0xFFC034FF) */ +#define SPI1_CTL 0xFFC03400 /* SPI1 Control Register */ +#define SPI1_FLG 0xFFC03404 /* SPI1 Flag register */ +#define SPI1_STAT 0xFFC03408 /* SPI1 Status register */ +#define SPI1_TDBR 0xFFC0340C /* SPI1 Transmit Data Buffer Register */ +#define SPI1_RDBR 0xFFC03410 /* SPI1 Receive Data Buffer Register */ +#define SPI1_BAUD 0xFFC03414 /* SPI1 Baud rate Register */ +#define SPI1_SHADOW 0xFFC03418 /* SPI1_RDBR Shadow Register */ + + +/* Counter 0 Registers (0xFFC03500 - 0xFFC035FF) */ +#define CNT0_CONFIG 0xFFC03500 /* Counter 0 Configuration Register */ +#define CNT0_IMASK 0xFFC03504 /* Counter 0 Interrupt Mask Register */ +#define CNT0_STATUS 0xFFC03508 /* Counter 0 Status Register */ +#define CNT0_COMMAND 0xFFC0350C /* Counter 0 Command Register */ +#define CNT0_DEBOUNCE 0xFFC03510 /* Counter 0 Debounce Register */ +#define CNT0_COUNTER 0xFFC03514 /* Counter 0 Counter Register */ +#define CNT0_MAX 0xFFC03518 /* Counter 0 Boundry Value Register - max count */ +#define CNT0_MIN 0xFFC0351C /* Counter 0 Boundry Value Register - min count */ + + +/* Motor Control PWM0 Registers (0xFFC03700 - 0xFFC037FF) */ +#define PWM0_CTRL 0xFFC03700 /* PWM0 Control Register */ +#define PWM0_STAT 0xFFC03704 /* PWM0 Status Register */ +#define PWM0_TM 0xFFC03708 /* PWM0 Period Register */ +#define PWM0_DT 0xFFC0370C /* PWM0 Dead Time Register */ +#define PWM0_GATE 0xFFC03710 /* PWM0 Chopping Control */ +#define PWM0_CHA 0xFFC03714 /* PWM0 Channel A Duty Control */ +#define PWM0_CHB 0xFFC03718 /* PWM0 Channel B Duty Control */ +#define PWM0_CHC 0xFFC0371C /* PWM0 Channel C Duty Control */ +#define PWM0_SEG 0xFFC03720 /* PWM0 Crossover and Output Enable */ +#define PWM0_SYNCWT 0xFFC03724 /* PWM0 Sync pulse width control */ +#define PWM0_CHAL 0xFFC03728 /* PWM0 Channel AL Duty Control (SR mode only) */ +#define PWM0_CHBL 0xFFC0372C /* PWM0 Channel BL Duty Control (SR mode only) */ +#define PWM0_CHCL 0xFFC03730 /* PWM0 Channel CL Duty Control (SR mode only) */ +#define PWM0_LSI 0xFFC03734 /* Low Side Invert (SR mode only) */ +#define PWM0_STAT2 0xFFC03738 /* PWM0 Status Register */ + + +/* RSI Registers (0xFFC03800 - 0xFFC03CFF) */ +#define RSI_PWR_CONTROL 0xFFC03800 /* RSI Power Control Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_PWR_CTL (RSI_PWR_CONTROL)/* SDH Power Control */ +#define RSI_CLK_CONTROL 0xFFC03804 /* RSI Clock Control Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_CLK_CTL (RSI_CLK_CONTROL)/* SDH Clock Control */ +#define RSI_ARGUMENT 0xFFC03808 /* RSI Argument Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_ARGUMENT (RSI_ARGUMENT) /* SDH Argument */ +#define RSI_COMMAND 0xFFC0380C /* RSI Command Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_COMMAND (RSI_COMMAND) /* SDH Command */ +#define RSI_RESP_CMD 0xFFC03810 /* RSI Response Command Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_RESP_CMD (RSI_RESP_CMD) /* SDH Response Command */ +#define RSI_RESPONSE0 0xFFC03814 /* RSI Response Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_RESPONSE0 (RSI_RESPONSE0) /* SDH Response0 */ +#define RSI_RESPONSE1 0xFFC03818 /* RSI Response Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_RESPONSE1 (RSI_RESPONSE1) /* SDH Response1 */ +#define RSI_RESPONSE2 0xFFC0381C /* RSI Response Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_RESPONSE2 (RSI_RESPONSE2) /* SDH Response2 */ +#define RSI_RESPONSE3 0xFFC03820 /* RSI Response Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_RESPONSE3 (RSI_RESPONSE3) /* SDH Response3 */ +#define RSI_DATA_TIMER 0xFFC03824 /* RSI Data Timer Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_DATA_TIMER (RSI_DATA_TIMER) /* SDH Data Timer */ +#define RSI_DATA_LGTH 0xFFC03828 /* RSI Data Length Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_DATA_LGTH (RSI_DATA_LGTH) /* SDH Data Length */ +#define RSI_DATA_CONTROL 0xFFC0382C /* RSI Data Control Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_DATA_CTL (RSI_DATA_CONTROL) /* SDH Data Control */ +#define RSI_DATA_CNT 0xFFC03830 /* RSI Data Counter Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_DATA_CNT (RSI_DATA_CNT) /* SDH Data Counter */ +#define RSI_STATUS 0xFFC03834 /* RSI Status Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_STATUS (RSI_STATUS) /* SDH Status */ +#define RSI_STATUSCL 0xFFC03838 /* RSI Status Clear Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_STATUS_CLR (RSI_STATUSCL) /* SDH Status Clear */ +#define RSI_MASK0 0xFFC0383C /* RSI Interrupt 0 Mask Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_MASK0 (RSI_MASK0) /* SDH Interrupt0 Mask */ +#define RSI_MASK1 0xFFC03840 /* RSI Interrupt 1 Mask Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_MASK1 (RSI_MASK1) /* SDH Interrupt1 Mask */ +#define RSI_FIFO_CNT 0xFFC03848 /* RSI FIFO Counter Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_FIFO_CNT (RSI_FIFO_CNT) /* SDH FIFO Counter */ +#define RSI_CEATA_CONTROL 0xFFC0384C /* RSI CEATA Register */ +#define RSI_FIFO 0xFFC03880 /* RSI Data FIFO Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_FIFO (RSI_FIFO) /* SDH Data FIFO */ +#define RSI_ESTAT 0xFFC038C0 /* RSI Exception Status Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_E_STATUS (RSI_ESTAT) /* SDH Exception Status */ +#define RSI_EMASK 0xFFC038C4 /* RSI Exception Mask Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_E_MASK (RSI_EMASK) /* SDH Exception Mask */ +#define RSI_CONFIG 0xFFC038C8 /* RSI Configuration Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_CFG (RSI_CONFIG) /* SDH Configuration */ +#define RSI_RD_WAIT_EN 0xFFC038CC /* RSI Read Wait Enable Register */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_RD_WAIT_EN (RSI_RD_WAIT_EN) /* SDH Read Wait Enable */ +#define RSI_PID0 0xFFC038D0 /* RSI Peripheral ID Register 0 */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_PID0 (RSI_PID0) /* SDH Peripheral Identification0 */ +#define RSI_PID1 0xFFC038D4 /* RSI Peripheral ID Register 1 */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_PID1 (RSI_PID1) /* SDH Peripheral Identification1 */ +#define RSI_PID2 0xFFC038D8 /* RSI Peripheral ID Register 2 */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_PID2 (RSI_PID2) /* SDH Peripheral Identification2 */ +#define RSI_PID3 0xFFC038DC /* RSI Peripheral ID Register 3 */ +/* legacy register name (below) provided for backwards code compatibility */ +#define SDH_PID3 (RSI_PID3) /* SDH Peripheral Identification3 */ + + +/****************************************************************************************************************** +** System MMR Register Bits And Macros +** +** Disclaimer: All macros are intended to make C and Assembly code more readable. +** Use these macros carefully, as any that do left shifts for field +** depositing will result in the lower order bits being destroyed. Any +** macro that shifts left to properly position the bit-field should be +** used as part of an OR to initialize a register and NOT as a dynamic +** modifier UNLESS the lower order bits are saved and ORed back in when +** the macro is used. +*******************************************************************************************************************/ + +/************************************** PLL AND RESET MASKS *******************************************************/ + +/* PLL_CTL Masks */ +#define DF 0x0001 /* 0: PLL = CLKIN, 1: PLL = CLKIN/2 */ +#define PLL_OFF 0x0002 /* PLL Not Powered */ +#define STOPCK 0x0008 /* Core Clock Off */ +#define PDWN 0x0020 /* Enter Deep Sleep Mode */ +#define IN_DELAY 0x0040 /* Add 200ps Delay To EBIU Input Latches */ +#define OUT_DELAY 0x0080 /* Add 200ps Delay To EBIU Output Signals */ +#define BYPASS 0x0100 /* Bypass the PLL */ +#define MSEL 0x7E00 /* Multiplier Select For CCLK/VCO Factors */ + +/* PLL_CTL Macros (Only Use With Logic OR While Setting Lower Order Bits) */ +#ifdef _MISRA_RULES +#define SET_MSEL(x) (((x)&0x3Fu) << 0x9) /* Set MSEL = 0-63 --> VCO = CLKIN*MSEL */ +#else +#define SET_MSEL(x) (((x)&0x3F) << 0x9) /* Set MSEL = 0-63 --> VCO = CLKIN*MSEL */ +#endif /* _MISRA_RULES */ + +/* PLL_DIV Masks */ +#define SSEL 0x000F /* System Select */ +#define CSEL 0x0030 /* Core Select */ +#define CSEL_DIV1 0x0000 /* CCLK = VCO / 1 */ +#define CSEL_DIV2 0x0010 /* CCLK = VCO / 2 */ +#define CSEL_DIV4 0x0020 /* CCLK = VCO / 4 */ +#define CSEL_DIV8 0x0030 /* CCLK = VCO / 8 */ + +/* PLL_DIV Macros */ +#ifdef _MISRA_RULES +#define SET_SSEL(x) ((x)&0xFu) /* Set SSEL = 0-15 --> SCLK = VCO/SSEL */ +#else +#define SET_SSEL(x) ((x)&0xF) /* Set SSEL = 0-15 --> SCLK = VCO/SSEL */ +#endif /* _MISRA_RULES */ + +/* VR_CTL Masks */ +#define WAKE_POLARITY 0x8000 /* GPIO wakeup active level */ +#define EXTCLK_OE 0x4000 /* Enable/disable EXTCLK */ +#define EXTCLK_SEL 0x2000 /* EXTCLK Select */ +#define HIBERNATEB 0x1000 /* Bit mask for HIBERNATEB */ +#define HIBERNATE 0x0000 /* Enter Hibernate - this bit is active LOW */ +#define WAKE_EN0 0x0100 /* Enable Wakeup From Hibernate/Deep Sleep on the WAKEN0 signal */ +#define WAKE_EN1 0x0200 /* Enable Wakeup From Hibernate/Deep Sleep on the WAKEN1 signal */ +#define CANWE 0x0400 /* CAN Rx Wakeup Enable */ +#define WAKE_EN2 0x0800 /* Enable Wakeup From Hibernate/Deep Sleep on the WAKEN3 signal */ + +/* PLL_STAT Masks */ +#define ACTIVE_PLLENABLED 0x0001 /* Processor In Active Mode With PLL Enabled */ +#define FULL_ON 0x0002 /* Processor In Full On Mode */ +#define ACTIVE_PLLDISABLED 0x0004 /* Processor In Active Mode With PLL Disabled */ +#define PLL_LOCKED 0x0020 /* PLL_LOCKCNT Has Been Reached */ + +/* SWRST Masks */ +#define SYSTEM_RESET 0x0007 /* Initiates A System Software Reset */ +#define DOUBLE_FAULT 0x0008 /* Core Double Fault Causes Reset */ +#define RESET_DOUBLE 0x2000 /* SW Reset Generated By Core Double-Fault */ +#define RESET_WDOG 0x4000 /* SW Reset Generated By Watchdog Timer */ +#define RESET_SOFTWARE 0x8000 /* SW Reset Occurred Since Last Read Of SWRST */ + +/* SYSCR Masks */ +#define BMODE_BYPASS 0x0000 /* Bypass boot ROM, execute from 16-bit external memory */ +#define BMODE_FLASH_ASYNC 0x0001 /* Boot from stacked parallel flash in asynchornous mode */ +#define BMODE_FLASH_SYNC 0x0002 /* Boot from stacked parallel flash in synchornous mode */ +#define BMODE_SPIMEM 0x0003 /* Boot from serial SPI memory (master mode) */ +#define BMODE_SPIHOST 0x0004 /* Boot from SPI0 host (slave mode) */ +#define BMODE_PPIHOST 0x0005 /* Boot from PPI host */ +#define BMODE_UART0HOST 0x0007 /* Boot from UART0 host */ + +#define BMODE 0x000F /* Boot Mode. Mirror of BMODE Mode Pins */ + +#define BCODE 0x00F0 +#define BCODE_NORMAL 0x0000 /* normal boot, update PLL/VR, quickboot as by WURESET */ +#define BCODE_NOBOOT 0x0010 /* bypass boot, don't update PLL/VR */ +#define BCODE_QUICKBOOT 0x0020 /* quick boot, overrule WURESET, don't update PLL/VR */ +#define BCODE_ALLBOOT 0x0040 /* no quick boot, overrule WURESET, don't update PLL/VR */ +#define BCODE_FULLBOOT 0x0060 /* no quick boot, overrule WURESET, update PLL/VR */ + +#define WURESET 0x1000 /* wakeup event since last hardware reset */ +#define DFRESET 0x2000 /* recent reset was due to a double fault event */ +#define WDRESET 0x4000 /* recent reset was due to a watchdog event */ +#define SWRESET 0x8000 /* recent reset was issued by software */ + +/********************************* SYSTEM INTERRUPT CONTROLLER MASKS *********************************************/ + +/* Peripheral Masks For SIC_ISR0, SIC_IWR0, SIC_IMASK0 */ +#define IRQ_PLL_WAKEUP 0x00000001 /* PLL Wakeup Interrupt */ +#define IRQ_DMA_ERR0 0x00000002 /* Error Interrupt (DMA error interrupt (generic)) */ +#define IRQ_PPI_ERR 0x00000004 /* Error Interrupt (PPI error interrupt) */ +#define IRQ_SPORT0_ERR 0x00000008 /* Error Interrupt (SPORT0 status interrupt) */ +#define IRQ_SPORT1_ERR 0x00000010 /* Error Interrupt (SPORT1 status interrupt) */ +#define IRQ_UART0_ERR 0x00000020 /* Error Interrupt (UART0 status interrupt) */ +#define IRQ_UART1_ERR 0x00000040 /* Error Interrupt (UART1 status interrupt) */ +#define IRQ_SPI0_ERR 0x00000080 /* Error Interrupt (SPI0 status interrupt) */ +#define IRQ_SPI1_ERR 0x00000100 /* Error Interrupt (SPI1 status interrupt) */ +#define IRQ_CAN_ERR 0x00000200 /* Error Interrupt (CAN status interrupt) */ +#define IRQ_RSI_INT0 0x00000400 /* RSI Mask 0 Interrupt */ + /* Bit 11 is reserved */ +#define IRQ_CNT0 0x00001000 /* GP Counter 0 Interrupt */ +#define IRQ_CNT1 0x00002000 /* GP Counter 1 Interrupt */ +#define IRQ_DMA0 0x00004000 /* DMA Channel 0 (PPI Rx/Tx) Interrupt */ +#define IRQ_DMA1 0x00008000 /* DMA Channel 1 (RSI Rx/Tx) Interrupt */ +#define IRQ_DMA2 0x00010000 /* DMA Channel 2 (SPORT0 Rx) Interrupt */ +#define IRQ_DMA3 0x00020000 /* DMA Channel 3 (SPORT0 Tx) Interrupt */ +#define IRQ_DMA4 0x00040000 /* DMA Channel 4 (SPORT1 Rx) Interrupt */ +#define IRQ_DMA5 0x00080000 /* DMA Channel 5 (SPORT1 Tx) Interrupt */ +#define IRQ_DMA6 0x00100000 /* DMA Channel 6 (SPI0 Rx/Tx) Interrupt */ +#define IRQ_DMA7 0x00200000 /* DMA Channel 7 (SPI1 Rx/Tx) Interrupt */ +#define IRQ_DMA8 0x00400000 /* DMA Channel 8 (UART0 Rx) Interrupt */ +#define IRQ_DMA9 0x00800000 /* DMA Channel 9 (UART0 Tx) Interrupt */ +#define IRQ_DMA10 0x01000000 /* DMA Channel 10 (UART1 Rx) Interrupt */ +#define IRQ_DMA11 0x02000000 /* DMA Channel 11 (UART1 Tx) Interrupt */ +#define IRQ_CAN_RX 0x04000000 /* CAN Rx Interrupt */ +#define IRQ_CAN_TX 0x08000000 /* CAN Tx Interrupt */ +#define IRQ_TWI 0x10000000 /* TWI Interrupt */ +#define IRQ_PFA_PORTF 0x20000000 /* PF Port F Interrupt A */ +#define IRQ_PFB_PORTF 0x40000000 /* PF Port F Interrupt B */ + /* Bit 31 is reserved */ + + +/* Peripheral Masks For SIC_ISR1, SIC_IWR1, SIC_IMASK1 */ +#define IRQ_TIMER0 0x00000001 /* Timer 0 Interrupt */ +#define IRQ_TIMER1 0x00000002 /* Timer 1 Interrupt */ +#define IRQ_TIMER2 0x00000004 /* Timer 2 Interrupt */ +#define IRQ_TIMER3 0x00000008 /* Timer 3 Interrupt */ +#define IRQ_TIMER4 0x00000010 /* Timer 4 Interrupt */ +#define IRQ_TIMER5 0x00000020 /* Timer 5 Interrupt */ +#define IRQ_TIMER6 0x00000040 /* Timer 6 Interrupt */ +#define IRQ_TIMER7 0x00000080 /* Timer 7 Interrupt */ +#define IRQ_PFA_PORTG 0x00000100 /* PF Port G Interrupt A */ +#define IRQ_PFB_PORTG 0x00000200 /* PF Port G Interrupt B */ +#define IRQ_DMA12 0x00000400 /* DMA Channel 12 (MDMA0 Destination) Rx Interrupt */ +#define IRQ_DMA13 0x00000400 /* DMA Channel 13 (MDMA0 Source) Tx Interrupt */ +#define IRQ_DMA14 0x00000800 /* DMA Channels 14 (MDMA1 Destination) Rx Interrupt */ +#define IRQ_DMA15 0x00000800 /* DMA Channels 15 (MDMA1 Source) Tx Interrupt */ +#define IRQ_WDOG 0x00001000 /* Software Watchdog Timer Interrupt */ +#define IRQ_PFA_PORTH 0x00002000 /* PF Port H Interrupt A */ +#define IRQ_PFB_PORTH 0x00004000 /* PF Port H Interrupt B */ +#define IRQ_ACM_ERR 0x00008000 /* Error Interrupt (ACM status interrupt) */ +#define IRQ_ACM 0x00010000 /* ACM (ADC Controller Module) Interrupt */ + /* Bit 49 is reserved */ + /* Bit 50 is reserved */ +#define IRQ_PWM0_TRIPINT 0x00080000 /* PWM 0 Trip Interrupt */ +#define IRQ_PWM0_SYNCINT 0x00100000 /* PWM 0 Sync Interrupt */ +#define IRQ_PWM1_TRIPINT 0x00200000 /* PWM 1 Trip Interrupt */ +#define IRQ_PWM1_SYNCINT 0x00400000 /* PWM 1 Sync Interrupt */ +#define IRQ_RSI_INT1 0x00800000 /* RSI Mask 1 interrupt */ + /* Bits 63:56 are reserved */ + + +/* Peripheral Masks For SIC_ISR, SIC_IWR, SIC_IMASK */ +#define IWR_DISABLE_ALL 0x00000000 /* Wakeup Disable all peripherals */ +#define IWR_ENABLE_ALL 0xFFFFFFFF /* Wakeup Enable all peripherals */ +/* x = pos 0 to 31, for 32-63 use value-32 */ +#define IWR_ENABLE(x) (1 << (x)) /* Wakeup Enable Peripheral #x */ +#define IWR_DISABLE(x) (0xFFFFFFFF^(1<<(x))) /* Wakeup Disable Peripheral #x */ + +#ifdef _MISRA_RULES +#define _MF15 0xFu +#define _MF7 7u +#else +#define _MF15 0xF +#define _MF7 7 +#endif /* _MISRA_RULES */ + + +/* SIC_IAR0 Macros*/ +#define P0_IVG(x) (((x)&_MF15)-_MF7) /* Peripheral #0 assigned IVG #x */ +#define P1_IVG(x) ((((x)&_MF15)-_MF7) << 0x4) /* Peripheral #1 assigned IVG #x */ +#define P2_IVG(x) ((((x)&_MF15)-_MF7) << 0x8) /* Peripheral #2 assigned IVG #x */ +#define P3_IVG(x) ((((x)&_MF15)-_MF7) << 0xC) /* Peripheral #3 assigned IVG #x */ +#define P4_IVG(x) ((((x)&_MF15)-_MF7) << 0x10) /* Peripheral #4 assigned IVG #x */ +#define P5_IVG(x) ((((x)&_MF15)-_MF7) << 0x14) /* Peripheral #5 assigned IVG #x */ +#define P6_IVG(x) ((((x)&_MF15)-_MF7) << 0x18) /* Peripheral #6 assigned IVG #x */ +#define P7_IVG(x) ((((x)&_MF15)-_MF7) << 0x1C) /* Peripheral #7 assigned IVG #x */ + +/* SIC_IAR1 Macros*/ +#define P8_IVG(x) (((x)&_MF15)-_MF7) /* Peripheral #8 assigned IVG #x */ +#define P9_IVG(x) ((((x)&_MF15)-_MF7) << 0x4) /* Peripheral #9 assigned IVG #x */ +#define P10_IVG(x) ((((x)&_MF15)-_MF7) << 0x8) /* Peripheral #10 assigned IVG #x */ +#define P11_IVG(x) /* Reserved */ +#define P12_IVG(x) ((((x)&_MF15)-_MF7) << 0x10) /* Peripheral #12 assigned IVG #x */ +#define P13_IVG(x) ((((x)&_MF15)-_MF7) << 0x14) /* Peripheral #13 assigned IVG #x */ +#define P14_IVG(x) ((((x)&_MF15)-_MF7) << 0x18) /* Peripheral #14 assigned IVG #x */ +#define P15_IVG(x) ((((x)&_MF15)-_MF7) << 0x1C) /* Peripheral #15 assigned IVG #x */ + +/* SIC_IAR2 Macros*/ +#define P16_IVG(x) (((x)&_MF15)-_MF7) /* Peripheral #16 assigned IVG #x */ +#define P17_IVG(x) ((((x)&_MF15)-_MF7) << 0x4) /* Peripheral #17 assigned IVG #x */ +#define P18_IVG(x) ((((x)&_MF15)-_MF7) << 0x8) /* Peripheral #18 assigned IVG #x */ +#define P19_IVG(x) ((((x)&_MF15)-_MF7) << 0xC) /* Peripheral #19 assigned IVG #x */ +#define P20_IVG(x) ((((x)&_MF15)-_MF7) << 0x10) /* Peripheral #20 assigned IVG #x */ +#define P21_IVG(x) ((((x)&_MF15)-_MF7) << 0x14) /* Peripheral #21 assigned IVG #x */ +#define P22_IVG(x) ((((x)&_MF15)-_MF7) << 0x18) /* Peripheral #22 assigned IVG #x */ +#define P23_IVG(x) ((((x)&_MF15)-_MF7) << 0x1C) /* Peripheral #23 assigned IVG #x */ + + +/* SIC_IAR3 Macros*/ +#define P24_IVG(x) (((x)&_MF15)-_MF7) /* Peripheral #24 assigned IVG #x */ +#define P25_IVG(x) ((((x)&_MF15)-_MF7) << 0x4) /* Peripheral #25 assigned IVG #x */ +#define P26_IVG(x) ((((x)&_MF15)-_MF7) << 0x8) /* Peripheral #26 assigned IVG #x */ +#define P27_IVG(x) ((((x)&_MF15)-_MF7) << 0xC) /* Peripheral #27 assigned IVG #x */ +#define P28_IVG(x) ((((x)&_MF15)-_MF7) << 0x10) /* Peripheral #28 assigned IVG #x */ +#define P29_IVG(x) ((((x)&_MF15)-_MF7) << 0x14) /* Peripheral #29 assigned IVG #x */ +#define P30_IVG(x) ((((x)&_MF15)-_MF7) << 0x18) /* Peripheral #30 assigned IVG #x */ +#define P31_IVG(x) /* Reserved */ + +/* SIC_IAR4 Macros*/ +#define P32_IVG(x) (((x)&_MF15)-_MF7) /* Peripheral #32 assigned IVG #x */ +#define P33_IVG(x) ((((x)&_MF15)-_MF7) << 0x4) /* Peripheral #33 assigned IVG #x */ +#define P34_IVG(x) ((((x)&_MF15)-_MF7) << 0x8) /* Peripheral #34 assigned IVG #x */ +#define P35_IVG(x) ((((x)&_MF15)-_MF7) << 0xC) /* Peripheral #35 assigned IVG #x */ +#define P36_IVG(x) ((((x)&_MF15)-_MF7) << 0x10) /* Peripheral #36 assigned IVG #x */ +#define P37_IVG(x) ((((x)&_MF15)-_MF7) << 0x14) /* Peripheral #37 assigned IVG #x */ +#define P38_IVG(x) ((((x)&_MF15)-_MF7) << 0x18) /* Peripheral #38 assigned IVG #x */ +#define P39_IVG(x) ((((x)&_MF15)-_MF7) << 0x1C) /* Peripheral #39 assigned IVG #x */ + +/* SIC_IAR5 Macros*/ +#define P40_IVG(x) (((x)&_MF15)-_MF7) /* Peripheral #40 assigned IVG #x */ +#define P41_IVG(x) ((((x)&_MF15)-_MF7) << 0x4) /* Peripheral #41 assigned IVG #x */ +#define P42_IVG(x) ((((x)&_MF15)-_MF7) << 0x8) /* Peripheral #42 assigned IVG #x */ +#define P43_IVG(x) ((((x)&_MF15)-_MF7) << 0xC) /* Peripheral #43 assigned IVG #x */ +#define P44_IVG(x) ((((x)&_MF15)-_MF7) << 0x10) /* Peripheral #44 assigned IVG #x */ +#define P45_IVG(x) ((((x)&_MF15)-_MF7) << 0x14) /* Peripheral #45 assigned IVG #x */ +#define P46_IVG(x) ((((x)&_MF15)-_MF7) << 0x18) /* Peripheral #46 assigned IVG #x */ +#define P47_IVG(x) ((((x)&_MF15)-_MF7) << 0x1C) /* Peripheral #47 assigned IVG #x */ + +/* SIC_IAR6 Macros*/ +#define P48_IVG(x) (((x)&_MF15)-_MF7) /* Peripheral #48 assigned IVG #x */ +#define P49_IVG(x) /* Reserved */ +#define P50_IVG(x) /* Reserved */ +#define P51_IVG(x) ((((x)&_MF15)-_MF7) << 0xC) /* Peripheral #51 assigned IVG #x */ +#define P52_IVG(x) ((((x)&_MF15)-_MF7) << 0x10) /* Peripheral #52 assigned IVG #x */ +#define P53_IVG(x) ((((x)&_MF15)-_MF7) << 0x14) /* Peripheral #53 assigned IVG #x */ +#define P54_IVG(x) ((((x)&_MF15)-_MF7) << 0x18) /* Peripheral #54 assigned IVG #x */ +#define P55_IVG(x) ((((x)&_MF15)-_MF7) << 0x1C) /* Peripheral #55 assigned IVG #x */ + + +/* SIC_IMASK0 Masks*/ +#define SIC_UNMASK0_ALL 0x00000000 /* Unmask all peripheral interrupts */ +#define SIC_MASK0_ALL 0xEFFFF7FF /* Mask all peripheral interrupts */ + +#if 0 /* scheduled for removal */ +#ifdef _MISRA_RULES +#define SIC_MASK0(x) (1 << ((x)&0x1Fu)) /* Mask Peripheral #x interrupt */ +#define SIC_UNMASK0(x) (0xFFFFFFFFu ^ (1 << ((x)&0x1Fu)))/*Unmask Peripheral #x interrupt*/ +#else +#define SIC_MASK0(x) (1 << ((x)&0x1F)) /* Mask Peripheral #x interrupt */ +#define SIC_UNMASK0(x) (0xFFFFFFFF ^ (1 << ((x)&0x1F)))/* Unmask Peripheral #x interrupt */ +#endif /* _MISRA_RULES */ +#endif + +/* SIC_IMASK1 Masks*/ +#define SIC_UNMASK1_ALL 0x00000000 /* Unmask all peripheral interrupts */ +#define SIC_MASK1_ALL 0x00F9FFFF /* Mask all peripheral interrupts */ + +#if 0 /* scheduled for removal */ +#ifdef _MISRA_RULES +#define SIC_MASK1(x) (1 << ((x)&0x1Fu)) /* Mask Peripheral #x interrupt */ +#define SIC_UNMASK1(x) (0xFFFFFFFFu ^ (1 << ((x)&0x1Fu)))/*Unmask Peripheral #x interrupt*/ +#else +#define SIC_MASK1(x) (1 << ((x)&0x1F)) /* Mask Peripheral #x interrupt */ +#define SIC_UNMASK1(x) (0xFFFFFFFF ^ (1 << ((x)&0x1F)))/* Unmask Peripheral #x interrupt */ +#endif /* _MISRA_RULES */ +#endif + + +/* SIC_IWR0 Masks*/ +#define IWR0_DISABLE_ALL 0x00000000 /* Wakeup Disable all peripherals */ +#define IWR0_ENABLE_ALL 0xEFFFF7FF /* Wakeup Enable all peripherals */ + +#if 0 /* scheduled for removal */ +#ifdef _MISRA_RULES +#define IWR0_ENABLE(x) (1 << ((x)&0x1Fu)) /* Wakeup Enable Peripheral #x */ +#define IWR0_DISABLE(x) (0xFFFFFFFFu ^ (1 << ((x)&0x1Fu)))/*Wakeup Disable Peripheral #x */ +#else +#define IWR0_ENABLE(x) (1 << ((x)&0x1F)) /* Wakeup Enable Peripheral #x */ +#define IWR0_DISABLE(x) (0xFFFFFFFF ^ (1 << ((x)&0x1F)))/* Wakeup Disable Peripheral #x */ +#endif /* _MISRA_RULES */ +#endif + +/* SIC_IWR1 Masks*/ +#define IWR1_DISABLE_ALL 0x00000000 /* Wakeup Disable all peripherals */ +#define IWR1_ENABLE_ALL 0x00F9FFFF /* Wakeup Enable all peripherals */ + +#if 0 /* scheduled for removal */ +#ifdef _MISRA_RULES +#define IWR1_ENABLE(x) (1 << ((x)&0x1Fu)) /* Wakeup Enable Peripheral #x */ +#define IWR1_DISABLE(x) (0xFFFFFFFFu ^ (1 << ((x)&0x1Fu)))/* Wakeup Disable Peripheral #x*/ +#else +#define IWR1_ENABLE(x) (1 << ((x)&0x1F)) /* Wakeup Enable Peripheral #x */ +#define IWR1_DISABLE(x) (0xFFFFFFFF ^ (1 << ((x)&0x1F)))/* Wakeup Disable Peripheral #x */ +#endif /* _MISRA_RULES */ +#endif + + +/* ************************************** WATCHDOG TIMER MASKS ****************************************************/ + +/* Watchdog Timer WDOG_CTL Register Masks */ +#ifdef _MISRA_RULES +#define WDEV(x) (((x)<<1) & 0x0006u) /* event generated on roll over */ +#else +#define WDEV(x) (((x)<<1) & 0x0006) /* event generated on roll over */ +#endif /* _MISRA_RULES */ + +#define WDEV_RESET 0x0000 /* generate reset event on roll over */ +#define WDEV_NMI 0x0002 /* generate NMI event on roll over */ +#define WDEV_GPI 0x0004 /* generate GP IRQ on roll over */ +#define WDEV_NONE 0x0006 /* no event on roll over */ +#define WDEN 0x0FF0 /* enable watchdog */ +#define WDDIS 0x0AD0 /* disable watchdog */ +#define WDRO 0x8000 /* watchdog rolled over latch */ + +/* depreciated WDOG_CTL Register Masks for legacy code */ +#define ICTL (WDEV) +#define ENABLE_RESET (WDEV_RESET) +#define WDOG_RESET (WDEV_RESET) +#define ENABLE_NMI (WDEV_NMI) +#define WDOG_NMI (WDEV_NMI) +#define ENABLE_GPI (WDEV_GPI) +#define WDOG_GPI (WDEV_GPI) +#define DISABLE_EVT (WDEV_NONE) +#define WDOG_NONE (WDEV_NONE) + +#define TMR_EN (WDEN) +#define TMR_DIS (WDDIS) +#define TRO (WDRO) +#define ICTL_P0 (0x01) +#define ICTL_P1 (0x02) +#define TRO_P (0x0F) + + +/* ************************************ UART CONTROLLER MASKS *****************************************************/ + +/* Bit masks for UARTx_LCR */ + +#if 0 +/* conflicts with legacy one in last section */ +#define WLS 0x3 /* Word Length Select */ +#endif +#define STB 0x4 /* Stop Bits */ +#define nSTB 0x0 +#define PEN 0x8 /* Parity Enable */ +#define nPEN 0x0 +#define EPS 0x10 /* Even Parity Select */ +#define nEPS 0x0 +#define STP 0x20 /* Sticky Parity */ +#define nSTP 0x0 +#define SB 0x40 /* Set Break */ +#define nSB 0x0 + +/* for legacy compatibility */ + +#ifdef _MISRA_RULES +#define WLS(x) (((x)-5u) & 0x03u) /* Word Length Select */ +#else +#define WLS(x) (((x)-5) & 0x03) /* Word Length Select */ +#endif /* _MISRA_RULES */ + +/* Bit masks for UARTx_MCR */ + +#define XOFF 0x1 /* Transmitter Off */ +#define nXOFF 0x0 +#define MRTS 0x2 /* Manual Request To Send */ +#define nMRTS 0x0 +#define RFIT 0x4 /* Receive FIFO IRQ Threshold */ +#define nRFIT 0x0 +#define RFRT 0x8 /* Receive FIFO RTS Threshold */ +#define nRFRT 0x0 +#define LOOP_ENA 0x10 /* Loopback Mode Enable */ +#define nLOOP_ENA 0x0 +#define FCPOL 0x20 /* Flow Control Pin Polarity */ +#define nFCPOL 0x0 +#define ARTS 0x40 /* Automatic Request To Send */ +#define nARTS 0x0 +#define ACTS 0x80 /* Automatic Clear To Send */ +#define nACTS 0x0 + +/* Bit masks for UARTx_LSR */ + +#define DR 0x1 /* Data Ready */ +#define nDR 0x0 +#define OE 0x2 /* Overrun Error */ +#define nOE 0x0 +#define PE 0x4 /* Parity Error */ +#define nPE 0x0 +#define FE 0x8 /* Framing Error */ +#define nFE 0x0 +#define BI 0x10 /* Break Interrupt */ +#define nBI 0x0 +#define THRE 0x20 /* THR Empty */ +#define nTHRE 0x0 +#define TEMT 0x40 /* Transmitter Empty */ +#define nTEMT 0x0 +#define TFI 0x80 /* Transmission Finished Indicator */ +#define nTFI 0x0 + +/* Bit masks for UARTx_MSR */ + +#define SCTS 0x1 /* Sticky CTS */ +#define nSCTS 0x0 +#define CTS 0x10 /* Clear To Send */ +#define nCTS 0x0 +#define RFCS 0x20 /* Receive FIFO Count Status */ +#define nRFCS 0x0 + +/* Bit masks for UARTx_IER_SET and UARTx_IER_CLEAR */ + +#define ERBFI 0x1 /* Enable Receive Buffer Full Interrupt */ +#define nERBFI 0x0 +#define ETBEI 0x2 /* Enable Transmit Buffer Empty Interrupt */ +#define nETBEI 0x0 +#define ELSI 0x4 /* Enable Receive Status Interrupt */ +#define nELSI 0x0 +#define EDSSI 0x8 /* Enable Modem Status Interrupt */ +#define nEDSSI 0x0 + +#define ETFI 0x20 /* Enable Transmission Finished Interrupt */ +#define nETFI 0x0 + +#define ERFCI 0x40 /* Enable Receive FIFO Count Interrupt */ +#define nERFCI 0x0 + + +/* Bit masks for UARTx_GCTL */ + +#define UCEN 0x1 /* UART Enable */ +#define nUCEN 0x0 +#define IREN 0x2 /* IrDA Mode Enable */ +#define nIREN 0x0 +#define TPOLC 0x4 /* IrDA TX Polarity Change */ +#define nTPOLC 0x0 +#define RPOLC 0x8 /* IrDA RX Polarity Change */ +#define nRPOLC 0x0 +#define FPE 0x10 /* Force Parity Error */ +#define nFPE 0x0 +#define FFE 0x20 /* Force Framing Error */ +#define nFFE 0x0 +#define EDBO 0x40 /* Enable Divide-by-One */ +#define nEDBO 0x0 +#define EGLSI 0x80 /* Enable Global LS Interrupt */ +#define nEGLSI 0x0 + +/* UARTx_LCR bit field options */ + +#define WLS_5 0x0000 /* 5 data bits */ +#define WLS_6 0x0001 /* 6 data bits */ +#define WLS_7 0x0002 /* 7 data bits */ +#define WLS_8 0x0003 /* 8 data bits */ + + +/******************************** SERIAL PERIPHERAL INTERFACE (SPI) MASKS ***************************************/ + +/* SPI_CTL Masks*/ +#define TIMOD 0x0003 /* Transfer Initiate Mode */ +#define RDBR_CORE 0x0000 /* RDBR Read Initiates, IRQ When RDBR Full */ +#define TDBR_CORE 0x0001 /* TDBR Write Initiates, IRQ When TDBR Empty */ +#define RDBR_DMA 0x0002 /* DMA Read, DMA Until FIFO Empty */ +#define TDBR_DMA 0x0003 /* DMA Write, DMA Until FIFO Full */ +#define SZ 0x0004 /* Send Zero (When TDBR Empty, Send Zero/Last*) */ +#define GM 0x0008 /* Get More (When RDBR Full, Overwrite/Discard*) */ +#define PSSE 0x0010 /* Slave-Select Input Enable */ +#define EMISO 0x0020 /* Enable MISO As Output */ +#define SIZE 0x0100 /* Size of Words (16/8* Bits) */ +#define LSBF 0x0200 /* LSB First */ +#define CPHA 0x0400 /* Clock Phase */ +#define CPOL 0x0800 /* Clock Polarity */ +#define MSTR 0x1000 /* Master/Slave* */ +#define WOM 0x2000 /* Write Open Drain Master */ +#define SPE 0x4000 /* SPI Enable */ + +/* SPI_FLG Masks*/ +#define FLS1 0x0002 /* Enables SPI_FLOUT1 as SPI Slave-Select Output */ +#define FLS2 0x0004 /* Enables SPI_FLOUT2 as SPI Slave-Select Output */ +#define FLS3 0x0008 /* Enables SPI_FLOUT3 as SPI Slave-Select Output */ +#define FLS4 0x0010 /* Enables SPI_FLOUT4 as SPI Slave-Select Output */ +#define FLS5 0x0020 /* Enables SPI_FLOUT5 as SPI Slave-Select Output */ +#define FLS6 0x0040 /* Enables SPI_FLOUT6 as SPI Slave-Select Output */ +#define FLS7 0x0080 /* Enables SPI_FLOUT7 as SPI Slave-Select Output */ +#define FLG1 0xFDFF /* Activates SPI_FLOUT1 */ +#define FLG2 0xFBFF /* Activates SPI_FLOUT2 */ +#define FLG3 0xF7FF /* Activates SPI_FLOUT3 */ +#define FLG4 0xEFFF /* Activates SPI_FLOUT4 */ +#define FLG5 0xDFFF /* Activates SPI_FLOUT5 */ +#define FLG6 0xBFFF /* Activates SPI_FLOUT6 */ +#define FLG7 0x7FFF /* Activates SPI_FLOUT7 */ + +/* SPI_STAT Masks*/ +#define SPIF 0x0001 /* SPI Finished (Single-Word Transfer Complete) */ +#define MODF 0x0002 /* Mode Fault Error (Another Device Tried To Become Master) */ +#define TXE 0x0004 /* Transmission Error (Data Sent With No New Data In TDBR) */ +#define TXS 0x0008 /* SPI_TDBR Data Buffer Status (Full/Empty*) */ +#define RBSY 0x0010 /* Receive Error (Data Received With RDBR Full) */ +#define RXS 0x0020 /* SPI_RDBR Data Buffer Status (Full/Empty*) */ +#define TXCOL 0x0040 /* Transmit Collision Error (Corrupt Data May Have Been Sent) */ + + +/*********************************** GENERAL PURPOSE TIMER MASKS ************************************************/ +/* TIMER_ENABLE Masks*/ +#define TIMEN0 0x0001 /* Enable Timer 0 */ +#define TIMEN1 0x0002 /* Enable Timer 1 */ +#define TIMEN2 0x0004 /* Enable Timer 2 */ +#define TIMEN3 0x0008 /* Enable Timer 3 */ +#define TIMEN4 0x0010 /* Enable Timer 4 */ +#define TIMEN5 0x0020 /* Enable Timer 5 */ +#define TIMEN6 0x0040 /* Enable Timer 6 */ +#define TIMEN7 0x0080 /* Enable Timer 7 */ + +/* TIMER_DISABLE Masks*/ +#define TIMDIS0 (TIMEN0) /* Disable Timer 0 */ +#define TIMDIS1 (TIMEN1) /* Disable Timer 1 */ +#define TIMDIS2 (TIMEN2) /* Disable Timer 2 */ +#define TIMDIS3 (TIMEN3) /* Disable Timer 3 */ +#define TIMDIS4 (TIMEN4) /* Disable Timer 4 */ +#define TIMDIS5 (TIMEN5) /* Disable Timer 5 */ +#define TIMDIS6 (TIMEN6) /* Disable Timer 6 */ +#define TIMDIS7 (TIMEN7) /* Disable Timer 7 */ + +/* TIMER_STATUS Masks*/ +#define TIMIL0 0x00000001 /* Timer 0 Interrupt */ +#define TIMIL1 0x00000002 /* Timer 1 Interrupt */ +#define TIMIL2 0x00000004 /* Timer 2 Interrupt */ +#define TIMIL3 0x00000008 /* Timer 3 Interrupt */ +#define TOVF_ERR0 0x00000010 /* Timer 0 Counter Overflow */ +#define TOVF_ERR1 0x00000020 /* Timer 1 Counter Overflow */ +#define TOVF_ERR2 0x00000040 /* Timer 2 Counter Overflow */ +#define TOVF_ERR3 0x00000080 /* Timer 3 Counter Overflow */ +#define TRUN0 0x00001000 /* Timer 0 Slave Enable Status */ +#define TRUN1 0x00002000 /* Timer 1 Slave Enable Status */ +#define TRUN2 0x00004000 /* Timer 2 Slave Enable Status */ +#define TRUN3 0x00008000 /* Timer 3 Slave Enable Status */ +#define TIMIL4 0x00010000 /* Timer 4 Interrupt */ +#define TIMIL5 0x00020000 /* Timer 5 Interrupt */ +#define TIMIL6 0x00040000 /* Timer 6 Interrupt */ +#define TIMIL7 0x00080000 /* Timer 7 Interrupt */ +#define TOVF_ERR4 0x00100000 /* Timer 4 Counter Overflow */ +#define TOVF_ERR5 0x00200000 /* Timer 5 Counter Overflow */ +#define TOVF_ERR6 0x00400000 /* Timer 6 Counter Overflow */ +#define TOVF_ERR7 0x00800000 /* Timer 7 Counter Overflow */ +#define TRUN4 0x10000000 /* Timer 4 Slave Enable Status */ +#define TRUN5 0x20000000 /* Timer 5 Slave Enable Status */ +#define TRUN6 0x40000000 /* Timer 6 Slave Enable Status */ +#define TRUN7 0x80000000 /* Timer 7 Slave Enable Status */ + +/* Alternate Deprecated Macros Provided For Backwards Code Compatibility */ +#define TOVL_ERR0 (TOVF_ERR0) +#define TOVL_ERR1 (TOVF_ERR1) +#define TOVL_ERR2 (TOVF_ERR2) +#define TOVL_ERR3 (TOVF_ERR3) +#define TOVL_ERR4 (TOVF_ERR4) +#define TOVL_ERR5 (TOVF_ERR5) +#define TOVL_ERR6 (TOVF_ERR6) +#define TOVL_ERR7 (TOVF_ERR7) + +/* TIMERx_CONFIG Masks */ +#define PWM_OUT 0x0001 /* Pulse-Width Modulation Output Mode */ +#define WDTH_CAP 0x0002 /* Width Capture Input Mode */ +#define EXT_CLK 0x0003 /* External Clock Mode */ +#define PULSE_HI 0x0004 /* Action Pulse (Positive/Negative*) */ +#define PERIOD_CNT 0x0008 /* Period Count */ +#define IRQ_ENA 0x0010 /* Interrupt Request Enable */ +#define TIN_SEL 0x0020 /* Timer Input Select */ +#define OUT_DIS 0x0040 /* Output Pad Disable */ +#define CLK_SEL 0x0080 /* Timer Clock Select */ +#define TOGGLE_HI 0x0100 /* PWM_OUT PULSE_HI Toggle Mode */ +#define EMU_RUN 0x0200 /* Emulation Behavior Select */ +#define ERR_TYP 0xC000 /* Error Type */ + + +/* ************************************* GPIO PORTS F, G, H MASKS **********************************************/ + +/* General Purpose IO (0xFFC00700 - 0xFFC007FF) Masks */ +/* Port F Masks */ +#define PF0 0x0001 +#define PF1 0x0002 +#define PF2 0x0004 +#define PF3 0x0008 +#define PF4 0x0010 +#define PF5 0x0020 +#define PF6 0x0040 +#define PF7 0x0080 +#define PF8 0x0100 +#define PF9 0x0200 +#define PF10 0x0400 +#define PF11 0x0800 +#define PF12 0x1000 +#define PF13 0x2000 +#define PF14 0x4000 +#define PF15 0x8000 + +/* Port G Masks */ +#define PG0 0x0001 +#define PG1 0x0002 +#define PG2 0x0004 +#define PG3 0x0008 +#define PG4 0x0010 +#define PG5 0x0020 +#define PG6 0x0040 +#define PG7 0x0080 +#define PG8 0x0100 +#define PG9 0x0200 +#define PG10 0x0400 +#define PG11 0x0800 +#define PG12 0x1000 +#define PG13 0x2000 +#define PG14 0x4000 +#define PG15 0x8000 + +/* Port H Masks */ +#define PH0 0x0001 +#define PH1 0x0002 +#define PH2 0x0004 + + +/* ************************************** SERIAL PORT MASKS *****************************************************/ +/* SPORTx_TCR1 Masks */ +#define TSPEN 0x0001 /* Transmit Enable */ +#define ITCLK 0x0002 /* Internal Transmit Clock Select */ +#define DTYPE_NORM 0x0004 /* Data Format Normal */ +#define DTYPE_ULAW 0x0008 /* Compand Using u-Law */ +#define DTYPE_ALAW 0x000C /* Compand Using A-Law */ +#define TLSBIT 0x0010 /* Transmit Bit Order */ +#define ITFS 0x0200 /* Internal Transmit Frame Sync Select */ +#define TFSR 0x0400 /* Transmit Frame Sync Required Select */ +#define DITFS 0x0800 /* Data-Independent Transmit Frame Sync Select */ +#define LTFS 0x1000 /* Low Transmit Frame Sync Select */ +#define LATFS 0x2000 /* Late Transmit Frame Sync Select */ +#define TCKFE 0x4000 /* Clock Falling Edge Select */ + +/* SPORTx_TCR2 Masks and Macro */ +#ifdef _MISRA_RULES +#define SLEN(x) ((x)&0x1Fu) /* SPORT TX Word Length (2 - 31) */ +#else +#define SLEN(x) ((x)&0x1F) /* SPORT TX Word Length (2 - 31) */ +#endif /* _MISRA_RULES */ + +#define TXSE 0x0100 /* TX Secondary Enable */ +#define TSFSE 0x0200 /* Transmit Stereo Frame Sync Enable */ +#define TRFST 0x0400 /* Left/Right Order (1 = Right Channel 1st) */ + +/* SPORTx_RCR1 Masks */ +#define RSPEN 0x0001 /* Receive Enable */ +#define IRCLK 0x0002 /* Internal Receive Clock Select */ +#define DTYPE_NORM 0x0004 /* Data Format Normal */ +#define DTYPE_ULAW 0x0008 /* Compand Using u-Law */ +#define DTYPE_ALAW 0x000C /* Compand Using A-Law */ +#define RLSBIT 0x0010 /* Receive Bit Order */ +#define IRFS 0x0200 /* Internal Receive Frame Sync Select */ +#define RFSR 0x0400 /* Receive Frame Sync Required Select */ +#define LRFS 0x1000 /* Low Receive Frame Sync Select */ +#define LARFS 0x2000 /* Late Receive Frame Sync Select */ +#define RCKFE 0x4000 /* Clock Falling Edge Select */ + +/* SPORTx_RCR2 Masks */ +#ifdef _MISRA_RULES +#define SLEN(x) ((x)&0x1Fu) /* SPORT RX Word Length (2 - 31) */ +#else +#define SLEN(x) ((x)&0x1F) /* SPORT RX Word Length (2 - 31) */ +#endif /* _MISRA_RULES */ + +#define RXSE 0x0100 /* RX Secondary Enable */ +#define RSFSE 0x0200 /* RX Stereo Frame Sync Enable */ +#define RRFST 0x0400 /* Right-First Data Order */ + +/* SPORTx_STAT Masks */ +#define RXNE 0x0001 /* Receive FIFO Not Empty Status */ +#define RUVF 0x0002 /* Sticky Receive Underflow Status */ +#define ROVF 0x0004 /* Sticky Receive Overflow Status */ +#define TXF 0x0008 /* Transmit FIFO Full Status */ +#define TUVF 0x0010 /* Sticky Transmit Underflow Status */ +#define TOVF 0x0020 /* Sticky Transmit Overflow Status */ +#define TXHRE 0x0040 /* Transmit Hold Register Empty */ + +/* SPORTx_MCMC1 Macros */ +#ifdef _MISRA_RULES +#define WOFF(x) ((x) & 0x3FFu) /* Multichannel Window Offset Field */ +/* Only use WSIZE Macro With Logic OR While Setting Lower Order Bits*/ +#define WSIZE(x) (((((x)>>0x3)-1u)&0xFu) << 0xC) /* Multichannel Window Size = (x/8)-1 */ +#else +#define WOFF(x) ((x) & 0x3FF) /* Multichannel Window Offset Field */ +/* Only use WSIZE Macro With Logic OR While Setting Lower Order Bits */ +#define WSIZE(x) (((((x)>>0x3)-1)&0xF) << 0xC) /* Multichannel Window Size = (x/8)-1 */ +#endif /* _MISRA_RULES */ + +/* SPORTx_MCMC2 Masks */ +#define REC_BYPASS 0x0000 /* Bypass Mode (No Clock Recovery) */ +#define REC_2FROM4 0x0002 /* Recover 2 MHz Clock from 4 MHz Clock */ +#define REC_8FROM16 0x0003 /* Recover 8 MHz Clock from 16 MHz Clock */ +#define MCDTXPE 0x0004 /* Multichannel DMA Transmit Packing */ +#define MCDRXPE 0x0008 /* Multichannel DMA Receive Packing */ +#define MCMEN 0x0010 /* Multichannel Frame Mode Enable */ +#define FSDR 0x0080 /* Multichannel Frame Sync to Data Relationship */ +#define MFD_0 0x0000 /* Multichannel Frame Delay = 0 */ +#define MFD_1 0x1000 /* Multichannel Frame Delay = 1 */ +#define MFD_2 0x2000 /* Multichannel Frame Delay = 2 */ +#define MFD_3 0x3000 /* Multichannel Frame Delay = 3 */ +#define MFD_4 0x4000 /* Multichannel Frame Delay = 4 */ +#define MFD_5 0x5000 /* Multichannel Frame Delay = 5 */ +#define MFD_6 0x6000 /* Multichannel Frame Delay = 6 */ +#define MFD_7 0x7000 /* Multichannel Frame Delay = 7 */ +#define MFD_8 0x8000 /* Multichannel Frame Delay = 8 */ +#define MFD_9 0x9000 /* Multichannel Frame Delay = 9 */ +#define MFD_10 0xA000 /* Multichannel Frame Delay = 10 */ +#define MFD_11 0xB000 /* Multichannel Frame Delay = 11 */ +#define MFD_12 0xC000 /* Multichannel Frame Delay = 12 */ +#define MFD_13 0xD000 /* Multichannel Frame Delay = 13 */ +#define MFD_14 0xE000 /* Multichannel Frame Delay = 14 */ +#define MFD_15 0xF000 /* Multichannel Frame Delay = 15 */ + + +/*********************************** ASYNCHRONOUS MEMORY CONTROLLER MASKS ***************************************/ + +/* EBIU_AMGCTL Masks */ +#define AMCKEN 0x0001 /* Enable CLKOUT */ +#define AMBEN 0x0002 /* Enable Asynchronous memory bank */ +#define AMBEN_NONE 0x0000 /* All Banks Disabled */ + +#define AMBEN_B0 (AMBEN) /* Enable Async Memory Bank 0 only */ + +#define AMBEN_ALL 0x0002 /* Enable Asynchronous memory bank */ +#define CDPRIO 0x0100 /* DMA has priority over core for for external accesses */ + +/* EBIU_AMBCTL Masks */ +#define RDYEN 0x00000001 /* ARDY Enable */ +#define RDYPOL 0x00000002 /* RDY Active High */ +#define TT_1 0x00000004 /* Transition Time (Read to Write) = 1 cycle */ +#define TT_2 0x00000008 /* Transition Time (Read to Write) = 2 cycles */ +#define TT_3 0x0000000C /* Transition Time (Read to Write) = 3 cycles */ +#define TT_4 0x00000000 /* Transition Time (Read to Write) = 4 cycles */ +#define ST_1 0x00000010 /* Setup Time (AOE to Read/Write) = 1 cycle */ +#define ST_2 0x00000020 /* Setup Time (AOE to Read/Write) = 2 cycles */ +#define ST_3 0x00000030 /* Setup Time (AOE to Read/Write) = 3 cycles */ +#define ST_4 0x00000000 /* Setup Time (AOE to Read/Write) = 4 cycles */ +#define HT_1 0x00000040 /* Hold Time (~Read/Write to ~AOE) = 1 cycle */ +#define HT_2 0x00000080 /* Hold Time (~Read/Write to ~AOE) = 2 cycles */ +#define HT_3 0x000000C0 /* Hold Time (~Read/Write to ~AOE) = 3 cycles */ +#define HT_0 0x00000000 /* Hold Time (~Read/Write to ~AOE) = 0 cycles */ +#define RAT_1 0x00000100 /* Read Access Time = 1 cycle */ +#define RAT_2 0x00000200 /* Read Access Time = 2 cycles */ +#define RAT_3 0x00000300 /* Read Access Time = 3 cycles */ +#define RAT_4 0x00000400 /* Read Access Time = 4 cycles */ +#define RAT_5 0x00000500 /* Read Access Time = 5 cycles */ +#define RAT_6 0x00000600 /* Read Access Time = 6 cycles */ +#define RAT_7 0x00000700 /* Read Access Time = 7 cycles */ +#define RAT_8 0x00000800 /* Read Access Time = 8 cycles */ +#define RAT_9 0x00000900 /* Read Access Time = 9 cycles */ +#define RAT_10 0x00000A00 /* Read Access Time = 10 cycles */ +#define RAT_11 0x00000B00 /* Read Access Time = 11 cycles */ +#define RAT_12 0x00000C00 /* Read Access Time = 12 cycles */ +#define RAT_13 0x00000D00 /* Read Access Time = 13 cycles */ +#define RAT_14 0x00000E00 /* Read Access Time = 14 cycles */ +#define RAT_15 0x00000F00 /* Read Access Time = 15 cycles */ +#define WAT_1 0x00001000 /* Write Access Time = 1 cycle */ +#define WAT_2 0x00002000 /* Write Access Time = 2 cycles */ +#define WAT_3 0x00003000 /* Write Access Time = 3 cycles */ +#define WAT_4 0x00004000 /* Write Access Time = 4 cycles */ +#define WAT_5 0x00005000 /* Write Access Time = 5 cycles */ +#define WAT_6 0x00006000 /* Write Access Time = 6 cycles */ +#define WAT_7 0x00007000 /* Write Access Time = 7 cycles */ +#define WAT_8 0x00008000 /* Write Access Time = 8 cycles */ +#define WAT_9 0x00009000 /* Write Access Time = 9 cycles */ +#define WAT_10 0x0000A000 /* Write Access Time = 10 cycles */ +#define WAT_11 0x0000B000 /* Write Access Time = 11 cycles */ +#define WAT_12 0x0000C000 /* Write Access Time = 12 cycles */ +#define WAT_13 0x0000D000 /* Write Access Time = 13 cycles */ +#define WAT_14 0x0000E000 /* Write Access Time = 14 cycles */ +#define WAT_15 0x0000F000 /* Write Access Time = 15 cycles */ + +/* EBIU_AMBCTL0 Masks */ +#define B0RDYEN (RDYEN) /* Bank 0 (B0) RDY Enable */ +#define B0RDYPOL (RDYPOL) /* B0 RDY Active High */ +#define B0TT_1 (TT_1) /* B0 Transition Time (Read to Write) = 1 cycle */ +#define B0TT_2 (TT_2) /* B0 Transition Time (Read to Write) = 2 cycles */ +#define B0TT_3 (TT_3) /* B0 Transition Time (Read to Write) = 3 cycles */ +#define B0TT_4 (TT_4) /* B0 Transition Time (Read to Write) = 4 cycles */ +#define B0ST_1 (ST_1) /* B0 Setup Time (AOE to Read/Write) = 1 cycle */ +#define B0ST_2 (ST_2) /* B0 Setup Time (AOE to Read/Write) = 2 cycles */ +#define B0ST_3 (ST_3) /* B0 Setup Time (AOE to Read/Write) = 3 cycles */ +#define B0ST_4 (ST_4) /* B0 Setup Time (AOE to Read/Write) = 4 cycles */ +#define B0HT_1 (HT_1) /* B0 Hold Time (~Read/Write to ~AOE) = 1 cycle */ +#define B0HT_2 (HT_2) /* B0 Hold Time (~Read/Write to ~AOE) = 2 cycles */ +#define B0HT_3 (HT_3) /* B0 Hold Time (~Read/Write to ~AOE) = 3 cycles */ +#define B0HT_0 (HT_0) /* B0 Hold Time (~Read/Write to ~AOE) = 0 cycles */ +#define B0RAT_1 (RAT_1) /* B0 Read Access Time = 1 cycle */ +#define B0RAT_2 (RAT_2) /* B0 Read Access Time = 2 cycles */ +#define B0RAT_3 (RAT_3) /* B0 Read Access Time = 3 cycles */ +#define B0RAT_4 (RAT_4) /* B0 Read Access Time = 4 cycles */ +#define B0RAT_5 (RAT_5) /* B0 Read Access Time = 5 cycles */ +#define B0RAT_6 (RAT_6) /* B0 Read Access Time = 6 cycles */ +#define B0RAT_7 (RAT_7) /* B0 Read Access Time = 7 cycles */ +#define B0RAT_8 (RAT_8) /* B0 Read Access Time = 8 cycles */ +#define B0RAT_9 (RAT_9) /* B0 Read Access Time = 9 cycles */ +#define B0RAT_10 (RAT_10) /* B0 Read Access Time = 10 cycles */ +#define B0RAT_11 (RAT_11) /* B0 Read Access Time = 11 cycles */ +#define B0RAT_12 (RAT_12) /* B0 Read Access Time = 12 cycles */ +#define B0RAT_13 (RAT_13) /* B0 Read Access Time = 13 cycles */ +#define B0RAT_14 (RAT_14) /* B0 Read Access Time = 14 cycles */ +#define B0RAT_15 (RAT_15) /* B0 Read Access Time = 15 cycles */ +#define B0WAT_1 (WAT_1) /* B0 Write Access Time = 1 cycle */ +#define B0WAT_2 (WAT_2) /* B0 Write Access Time = 2 cycles */ +#define B0WAT_3 (WAT_3) /* B0 Write Access Time = 3 cycles */ +#define B0WAT_4 (WAT_4) /* B0 Write Access Time = 4 cycles */ +#define B0WAT_5 (WAT_5) /* B0 Write Access Time = 5 cycles */ +#define B0WAT_6 (WAT_6) /* B0 Write Access Time = 6 cycles */ +#define B0WAT_7 (WAT_7) /* B0 Write Access Time = 7 cycles */ +#define B0WAT_8 (WAT_8) /* B0 Write Access Time = 8 cycles */ +#define B0WAT_9 (WAT_9) /* B0 Write Access Time = 9 cycles */ +#define B0WAT_10 (WAT_10) /* B0 Write Access Time = 10 cycles */ +#define B0WAT_11 (WAT_11) /* B0 Write Access Time = 11 cycles */ +#define B0WAT_12 (WAT_12) /* B0 Write Access Time = 12 cycles */ +#define B0WAT_13 (WAT_13) /* B0 Write Access Time = 13 cycles */ +#define B0WAT_14 (WAT_14) /* B0 Write Access Time = 14 cycles */ +#define B0WAT_15 (WAT_15) /* B0 Write Access Time = 15 cycles */ + + +/* Bit masks for EBIU_MODE */ + +#define B0MODE 0x3 /* Async Memory Bank Access Mode */ + +/* Bit masks for EBIU_MODE */ +#define MODE_ASYNC 0x00000000 /* Access Mode - 00 - Asynchronous Mode */ +#define MODE_FLASH 0x00000001 /* Access Mode - 01 - Asynchronous Flash Mode */ +#define MODE_BURST 0x00000003 /* Access Mode - 11 - Synchronous (Burst) Mode */ + +/* legacy bit fields (below) provided for backwards code compatibility */ +#define B0MODE_ASYNC (MODE_ASYNC) +#define B0MODE_FLASH (MODE_FLASH) +#define B0MODE_BURST (MODE_BURST) + +/* Bit masks for EBIU_FCTL (BCLK) */ +#define BCLK2 0x00000002 /* Burst clock frequency: 01 - SCLK/2 */ +#define BCLK3 0x00000004 /* Burst clock frequency: 10 - SCLK/3 */ +#define BCLK4 0x00000006 /* Burst clock frequency: 11 - SCLK/4 */ + + +/**************************************** DMA CONTROLLER MASKS **************************************************/ + +/* DMAx_CONFIG, MDMA_yy_CONFIG Masks */ +#define DMAEN 0x0001 /* DMA Channel Enable */ +#define WNR 0x0002 /* Channel Direction (W/R*) */ +#define WDSIZE_8 0x0000 /* Transfer Word Size = 8 */ +#define WDSIZE_16 0x0004 /* Transfer Word Size = 16 */ +#define WDSIZE_32 0x0008 /* Transfer Word Size = 32 */ +#define DMA2D 0x0010 /* DMA Mode (2D/1D*) */ +#define SYNC 0x0020 /* DMA Buffer Clear */ +#define DI_SEL 0x0040 /* Data Interrupt Timing Select */ +#define DI_EN 0x0080 /* Data Interrupt Enable */ +#define NDSIZE_0 0x0000 /* Next Descriptor Size = 0 (Stop/Autobuffer) */ +#define NDSIZE_1 0x0100 /* Next Descriptor Size = 1 */ +#define NDSIZE_2 0x0200 /* Next Descriptor Size = 2 */ +#define NDSIZE_3 0x0300 /* Next Descriptor Size = 3 */ +#define NDSIZE_4 0x0400 /* Next Descriptor Size = 4 */ +#define NDSIZE_5 0x0500 /* Next Descriptor Size = 5 */ +#define NDSIZE_6 0x0600 /* Next Descriptor Size = 6 */ +#define NDSIZE_7 0x0700 /* Next Descriptor Size = 7 */ +#define NDSIZE_8 0x0800 /* Next Descriptor Size = 8 */ +#define NDSIZE_9 0x0900 /* Next Descriptor Size = 9 */ +#define FLOW_STOP 0x0000 /* Stop Mode */ +#define FLOW_AUTO 0x1000 /* Autobuffer Mode */ +#define FLOW_ARRAY 0x4000 /* Descriptor Array Mode */ +#define FLOW_SMALL 0x6000 /* Small Model Descriptor List Mode */ +#define FLOW_LARGE 0x7000 /* Large Model Descriptor List Mode */ + +/* DMAx_PERIPHERAL_MAP, MDMA_yy_PERIPHERAL_MAP Masks */ +#define CTYPE 0x0040 /* DMA Channel Type Indicator (Memory/Peripheral) */ +#define PMAP 0xF000 /* Peripheral Mapped To This Channel */ +#define PMAP_PPI 0x0000 /* PPI Port DMA */ +#define PMAP_RSI 0x1000 /* RSI DMA */ +#define PMAP_SPORT0RX 0x2000 /* SPORT0 Receive DMA */ +#define PMAP_SPORT0TX 0x3000 /* SPORT0 Transmit DMA */ +#define PMAP_SPORT1RX 0x4000 /* SPORT1 Receive DMA */ +#define PMAP_SPORT1TX 0x5000 /* SPORT1 Transmit DMA */ +#define PMAP_SPI0 0x6000 /* SPI0 Transmit/Receive DMA */ +#define PMAP_SPI1 0x7000 /* SPI1 Transmit/Receive DMA */ +#define PMAP_UART0RX 0x8000 /* UART0 Port Receive DMA */ +#define PMAP_UART0TX 0x9000 /* UART0 Port Transmit DMA */ +#define PMAP_UART1RX 0xA000 /* UART1 Port Receive DMA */ +#define PMAP_UART1TX 0xB000 /* UART1 Port Transmit DMA */ + +/* DMAx_IRQ_STATUS, MDMA_yy_IRQ_STATUS Masks */ +#define DMA_DONE 0x0001 /* DMA Completion Interrupt Status */ +#define DMA_ERR 0x0002 /* DMA Error Interrupt Status */ +#define DFETCH 0x0004 /* DMA Descriptor Fetch Indicator */ +#define DMA_RUN 0x0008 /* DMA Channel Running Indicator */ + + +/********************************* PARALLEL PERIPHERAL INTERFACE (PPI) MASKS *************************************/ + +/* PPI_CONTROL Masks */ +#define PORT_EN 0x0001 /* PPI Port Enable */ +#define PORT_DIR 0x0002 /* PPI Port Direction */ +#define XFR_TYPE 0x000C /* PPI Transfer Type */ +#define PORT_CFG 0x0030 /* PPI Port Configuration */ +#define FLD_SEL 0x0040 /* PPI Active Field Select */ +#define PACK_EN 0x0080 /* PPI Packing Mode */ /* previous versions of defBF532.h erroneously included DMA32 (PPI 32-bit DMA Enable) */ +#define SKIP_EN 0x0200 /* PPI Skip Element Enable */ +#define SKIP_EO 0x0400 /* PPI Skip Even/Odd Elements */ +#define DLEN_8 0x0000 /* Data Length = 8 Bits */ +#define DLEN_10 0x0800 /* Data Length = 10 Bits */ +#define DLEN_11 0x1000 /* Data Length = 11 Bits */ +#define DLEN_12 0x1800 /* Data Length = 12 Bits */ +#define DLEN_13 0x2000 /* Data Length = 13 Bits */ +#define DLEN_14 0x2800 /* Data Length = 14 Bits */ +#define DLEN_15 0x3000 /* Data Length = 15 Bits */ +#define DLEN_16 0x3800 /* Data Length = 16 Bits */ +#define POLC 0x4000 /* PPI Clock Polarity */ +#define POLS 0x8000 /* PPI Frame Sync Polarity */ + +/* PPI_STATUS Masks */ +#define LT_ERR_OVR 0x0100 /* Line Track Overflow Error */ +#define LT_ERR_UNDR 0x0200 /* Line Track Underflow Error */ +#define FLD 0x0400 /* Field Indicator */ +#define FT_ERR 0x0800 /* Frame Track Error */ +#define OVR 0x1000 /* FIFO Overflow Error */ +#define UNDR 0x2000 /* FIFO Underrun Error */ +#define ERR_DET 0x4000 /* Error Detected Indicator */ +#define ERR_NCOR 0x8000 /* Error Not Corrected Indicator */ + + +/*************************************** TWO-WIRE INTERFACE (TWI) MASKS *****************************************/ + +/* TWI_CLKDIV Macros (Use: *pTWI_CLKDIV = CLKLOW(x)|CLKHI(y); ) */ +#ifdef _MISRA_RULES +#define CLKLOW(x) ((x) & 0xFFu)/* Periods Clock Is Held Low */ +#define CLKHI(y) (((y)&0xFFu)<<0x8)/* Periods Before New Clock Low */ +#else +#define CLKLOW(x) ((x) & 0xFF)/* Periods Clock Is Held Low */ +#define CLKHI(y) (((y)&0xFF)<<0x8) /* Periods Before New Clock Low */ +#endif /* _MISRA_RULES */ + +/* TWI_PRESCALE Masks */ +#define PRESCALE 0x007F /* SCLKs Per Internal Time Reference (10MHz) */ +#define TWI_ENA 0x0080 /* TWI Enable */ +#define SCCB 0x0200 /* SCCB Compatibility Enable */ + +/* TWI_SLAVE_CTRL Masks */ +#define SEN 0x0001 /* Slave Enable */ +#define SADD_LEN 0x0002 /* Slave Address Length */ +#define STDVAL 0x0004 /* Slave Transmit Data Valid */ +#define NAK 0x0008 /* NAK/ACK* Generated At Conclusion Of Transfer */ +#define GEN 0x0010 /* General Call Adrress Matching Enabled */ + +/* TWI_SLAVE_STAT Masks */ +#define SDIR 0x0001 /* Slave Transfer Direction (Transmit/Receive*) */ +#define GCALL 0x0002 /* General Call Indicator */ + +/* TWI_MASTER_CTRL Masks */ +#define MEN 0x0001 /* Master Mode Enable */ +#define MADD_LEN 0x0002 /* Master Address Length */ +#define MDIR 0x0004 /* Master Transmit Direction (RX/TX*) */ +#define FAST 0x0008 /* Use Fast Mode Timing Specs */ +#define STOP 0x0010 /* Issue Stop Condition */ +#define RSTART 0x0020 /* Repeat Start or Stop* At End Of Transfer */ +#define DCNT 0x3FC0 /* Data Bytes To Transfer */ +#define SDAOVR 0x4000 /* Serial Data Override */ +#define SCLOVR 0x8000 /* Serial Clock Override */ + +/* TWI_MASTER_STAT Masks */ +#define MPROG 0x0001 /* Master Transfer In Progress */ +#define LOSTARB 0x0002 /* Lost Arbitration Indicator (Xfer Aborted) */ +#define ANAK 0x0004 /* Address Not Acknowledged */ +#define DNAK 0x0008 /* Data Not Acknowledged */ +#define BUFRDERR 0x0010 /* Buffer Read Error */ +#define BUFWRERR 0x0020 /* Buffer Write Error */ +#define SDASEN 0x0040 /* Serial Data Sense */ +#define SCLSEN 0x0080 /* Serial Clock Sense */ +#define BUSBUSY 0x0100 /* Bus Busy Indicator */ + +/* TWI_INT_SRC and TWI_INT_ENABLE Masks */ +#define SINIT 0x0001 /* Slave Transfer Initiated */ +#define SCOMP 0x0002 /* Slave Transfer Complete */ +#define SERR 0x0004 /* Slave Transfer Error */ +#define SOVF 0x0008 /* Slave Overflow */ +#define MCOMP 0x0010 /* Master Transfer Complete */ +#define MERR 0x0020 /* Master Transfer Error */ +#define XMTSERV 0x0040 /* Transmit FIFO Service */ +#define RCVSERV 0x0080 /* Receive FIFO Service */ + +/* TWI_FIFO_CTRL Masks */ +#define XMTFLUSH 0x0001 /* Transmit Buffer Flush */ +#define RCVFLUSH 0x0002 /* Receive Buffer Flush */ +#define XMTINTLEN 0x0004 /* Transmit Buffer Interrupt Length */ +#define RCVINTLEN 0x0008 /* Receive Buffer Interrupt Length */ + +/* TWI_FIFO_STAT Masks */ +#define XMTSTAT 0x0003 /* Transmit FIFO Status */ +#define XMT_EMPTY 0x0000 /* Transmit FIFO Empty */ +#define XMT_HALF 0x0001 /* Transmit FIFO Has 1 Byte To Write */ +#define XMT_FULL 0x0003 /* Transmit FIFO Full (2 Bytes To Write) */ + +#define RCVSTAT 0x000C /* Receive FIFO Status */ +#define RCV_EMPTY 0x0000 /* Receive FIFO Empty */ +#define RCV_HALF 0x0004 /* Receive FIFO Has 1 Byte To Read */ +#define RCV_FULL 0x000C /* Receive FIFO Full (2 Bytes To Read) */ + + +/************************************* STACKED FLASH REGISTER MASKS AND DEFINITIONS ******************************/ + +#define FLASH_ENABLE 0x0001 /* Enable stacked flash for reads/writes or reset flash */ +#define FLASH_UNPROTECT 0x0100 /* Protect/unprotect stacked flash from programming/erase */ +#define FLASH_UNLOCK 0x8000 /* Enable/disable the setting of the upper byte of FLASH_CONTROL */ + +#define FLASH_BASE_ADDRESS 0x20000000 + + + +/**************************************** COUNTER MASKS ******************************************************/ + +/* Bit masks for CNT_CONFIG */ +#define CNTE 0x1 /* Counter Enable */ +#define nCNTE 0x0 +#define DEBE 0x2 /* Debounce Enable */ +#define nDEBE 0x0 +#define CDGINV 0x10 /* CDG Pin Polarity Invert */ +#define nCDGINV 0x0 +#define CUDINV 0x20 /* CUD Pin Polarity Invert */ +#define nCUDINV 0x0 +#define CZMINV 0x40 /* CZM Pin Polarity Invert */ +#define nCZMINV 0x0 +#define CNTMODE 0x700 /* Counter Operating Mode */ +#define ZMZC 0x800 /* CZM Zeroes Counter Enable */ +#define nZMZC 0x0 +#define BNDMODE 0x3000 /* Boundary register Mode */ +#define INPDIS 0x8000 /* CUG and CDG Input Disable */ +#define nINPDIS 0x0 + +/* Bit masks for CNT_IMASK */ +#define ICIE 0x1 /* Illegal Gray/Binary Code Interrupt Enable */ +#define nICIE 0x0 +#define UCIE 0x2 /* Up count Interrupt Enable */ +#define nUCIE 0x0 +#define DCIE 0x4 /* Down count Interrupt Enable */ +#define nDCIE 0x0 +#define MINCIE 0x8 /* Min Count Interrupt Enable */ +#define nMINCIE 0x0 +#define MAXCIE 0x10 /* Max Count Interrupt Enable */ +#define nMAXCIE 0x0 +#define COV31IE 0x20 /* Bit 31 Overflow Interrupt Enable */ +#define nCOV31IE 0x0 +#define COV15IE 0x40 /* Bit 15 Overflow Interrupt Enable */ +#define nCOV15IE 0x0 +#define CZEROIE 0x80 /* Count to Zero Interrupt Enable */ +#define nCZEROIE 0x0 +#define CZMIE 0x100 /* CZM Pin Interrupt Enable */ +#define nCZMIE 0x0 +#define CZMEIE 0x200 /* CZM Error Interrupt Enable */ +#define nCZMEIE 0x0 +#define CZMZIE 0x400 /* CZM Zeroes Counter Interrupt Enable */ +#define nCZMZIE 0x0 + +/* Bit masks for CNT_STATUS */ +#define ICII 0x1 /* Illegal Gray/Binary Code Interrupt Identifier */ +#define nICII 0x0 +#define UCII 0x2 /* Up count Interrupt Identifier */ +#define nUCII 0x0 +#define DCII 0x4 /* Down count Interrupt Identifier */ +#define nDCII 0x0 +#define MINCII 0x8 /* Min Count Interrupt Identifier */ +#define nMINCII 0x0 +#define MAXCII 0x10 /* Max Count Interrupt Identifier */ +#define nMAXCII 0x0 +#define COV31II 0x20 /* Bit 31 Overflow Interrupt Identifier */ +#define nCOV31II 0x0 +#define COV15II 0x40 /* Bit 15 Overflow Interrupt Identifier */ +#define nCOV15II 0x0 +#define CZEROII 0x80 /* Count to Zero Interrupt Identifier */ +#define nCZEROII 0x0 +#define CZMII 0x100 /* CZM Pin Interrupt Identifier */ +#define nCZMII 0x0 +#define CZMEII 0x200 /* CZM Error Interrupt Identifier */ +#define nCZMEII 0x0 +#define CZMZII 0x400 /* CZM Zeroes Counter Interrupt Identifier */ +#define nCZMZII 0x0 + +/* Bit masks for CNT_COMMAND */ +#define W1LCNT 0xf /* Load Counter Register */ +#define W1LMIN 0xf0 /* Load Min Register */ +#define W1LMAX 0xf00 /* Load Max Register */ +#define W1ZMONCE 0x1000 /* Enable CZM Clear Counter Once */ +#define nW1ZMONCE 0x0 + +/* Bit masks for CNT_DEBOUNCE */ +#define DPRESCALE 0xf /* Load Counter Register */ + + +/********************************************** PWM Masks *******************************************************/ + +/* Bit masks for PWM_CTRL */ +#define PWM_EN 0x1 /* PWM Enable */ +#define PWM_SYNC_EN 0X2 /* Enable Sync Enable */ +#define PWM_DBL 0x4 /* Double Update Mode */ +#define PWM_EXTSYNC 0x8 /* External Sync */ +#define PWM_SYNCSEL 0x10 /* External Sync Select */ +#define PWM_POLARITY 0x20 /* PWM Output Polarity */ +#define PWM_SRMODE 0x40 /* PWM SR MODE */ +#define PWMTRIPINT_EN 0x80 /* Trip Interrupt Enable */ +#define PWMSYNCINT_EN 0x100 /* Sync Interrupt Enable */ +#define PWMTRIP_DSBL 0x200 /* Trip Input Disable */ + +/* Bit masks for PWM_STAT */ +#define PWM_PHASE 0x1 /* PWM phase */ +#define PWM_POL 0x2 /* PWM polarity */ +#define PWM_SR 0x4 /* PWM SR mode */ +#define PWM_TRIP 0x8 /* PWM Trip mode */ +#define PWM_TRIPINT 0x100 /* PWM Trip Interrupt */ +#define PWM_SYNCINT 0x200 /* PWM Sync Interrupt */ + +/* Bit masks for PWMGATE Register */ + +#define CHOPHI 0x100 /* Gate Chopping Enable High Side */ +#define CHOPLO 0x200 /* Gate Chopping Enable Low Side */ + +/* Bit masks for PWMSEG Register */ + +#define CH_EN 0x1 /* CH output Enable */ +#define CL_EN 0x2 /* CL output Enable */ +#define BH_EN 0x4 /* BH output Enable */ +#define BL_EN 0x8 /* BL output Enable */ +#define AH_EN 0x10 /* AH output Enable */ +#define AL_EN 0x20 /* AL output Enable */ +#define CHCL_XOVR 0x40 /* Channel C output Crossover */ +#define BHBL_XOVR 0x80 /* Channel B output Crossover */ +#define AHAL_XOVR 0x100 /* Channel A output Crossover */ + +/* Bit masks for PWMLSI Register */ +#define PWM_SR_LSI_A 0x1 /* PWM SR Low Side Invert Channel A */ +#define PWM_SR_LSI_B 0x2 /* PWM SR Low Side Invert Channel A */ +#define PWM_SR_LSI_C 0x4 /* PWM SR Low Side Invert Channel A */ + +/* Bit masks for PWM_STAT2 Register */ +#define PWM_AL 0x1 /* pwm_al output signal for S/W observation */ +#define PWM_AH 0x2 /* pwm_ah output signal for S/W observation */ +#define PWM_BL 0x4 /* pwm_bl output signal for S/W observation */ +#define PWM_BH 0x8 /* pwm_bh output signal for S/W observation */ +#define PWM_CL 0x10 /* pwm_cl output signal for S/W observation */ +#define PWM_CH 0x20 /* pwm_ch output signal for S/W observation */ + + +/*********************************** RSI MASKS ************************************/ + +/* Bit masks for RSI_PWR_CONTROL */ +#define PWR_ON 0x3 /* Power On */ +#define RSI_CMD_OD 0x40 /* Open Drain Output */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define SD_CMD_OD (RSI_CMD_OD) /* Open Drain Output */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSD_CMD_OD 0x0 +/* legacy bit mask (below) provided for backwards code compatibility */ +#if 0 +#define TBD 0x3c /* TBD */ +#endif +/* legacy bit mask (below) provided for backwards code compatibility */ +#define ROD_CTL 0x80 +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nROD_CTL 0x80 + + +/* Bit masks for RSI_CLK_CONTROL */ +#define CLKDIV 0xff /* MC_CLK Divisor */ +#define CLK_EN 0x100 /* MC_CLK Bus Clock Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define CLK_E (CLK_EN) /* MC_CLK Bus Clock Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCLK_E 0x0 +#define PWR_SV_EN 0x200 /* Power Save Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define PWR_SV_E (PWR_SV_EN) /* Power Save Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nPWR_SV_E 0x0 +#define CLKDIV_BYPASS 0x400 /* Bypass Divisor */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCLKDIV_BYPASS 0x0 +#define BUS_MODE 0x1800 /* Bus width selection */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define WIDE_BUS 0x0800 /* Wide Bus Mode Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nWIDE_BUS 0x0 + + +/* Bit masks for RSI_COMMAND */ +#define CMD_IDX 0x3f /* Command Index */ +#define CMD_RSP_EN 0x40 /* Response */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define CMD_RSP (CMD_RSP_EN) /* Response */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_RSP 0x0 +#define CMD_LRSP_EN 0x80 /* Long Response */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define CMD_L_RSP (CMD_LRSP_EN) /* Long Response */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_L_RSP 0x0 +#define CMD_INT_EN 0x100 /* Command Interrupt */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define CMD_INT_E (CMD_INT_EN) /* Command Interrupt */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_INT_E 0x0 +#define CMD_PEND_EN 0x200 /* Command Pending */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define CMD_PEND_E (CMD_PEND_EN) /* Command Pending */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_PEND_E 0x0 +#define CMD_EN 0x400 /* Command Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define CMD_E (CMD_EN) /* Command Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_E 0x0 + + +/* Bit masks for RSI_RESP_CMD */ +#define RESP_CMD 0x3f /* Response Command */ + +/* Bit masks for RSI_DATA_LGTH */ +#define DATA_LENGTH 0xffff /* Data Length */ + + +/* Bit masks for RSI_DATA_CONTROL */ +#define DATA_EN 0x1 /* Data Transfer Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define DTX_E (DATA_EN) /* Data Transfer Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDTX_E 0x0 +#define DATA_DIR 0x2 /* Data Transfer Direction */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define DTX_DIR (DATA_DIR) /* Data Transfer Direction */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDTX_DIR 0x0 +#define DATA_MODE 0x4 /* Data Transfer Mode */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define DTX_MODE (DATA_MODE) /* Data Transfer Mode */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDTX_MODE 0x0 +#define DATA_DMA_EN 0x8 /* Data Transfer DMA Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define DTX_DMA_E 0x8 /* Data Transfer DMA Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDTX_DMA_E 0x0 +#define DATA_BLK_LGTH 0xf0 /* Data Transfer Block Length */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define DTX_BLK_LGTH 0xf0 /* Data Transfer Block Length */ +#define CEATA_EN 0x100 /* CE-ATA operation mode enable */ +#define CEATA_CCS_EN 0x200 /* CE-ATA CCS mode enable */ + +/* Bit masks for RSI_DATA_CNT */ +#define DATA_COUNT 0xffff /* Data Count */ + +/* Bit masks for RSI_STATUS */ +#define CMD_CRC_FAIL 0x1 /* CMD CRC Fail */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_CRC_FAIL 0x0 +#define DAT_CRC_FAIL 0x2 /* Data CRC Fail */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_CRC_FAIL 0x0 +#define CMD_TIMEOUT 0x4 /* CMD Time Out */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_TIMEOUT 0x0 +#define DAT_TIMEOUT 0x8 /* Data Time Out */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_TIMEOUT 0x0 +#define TX_UNDERRUN 0x10 /* Transmit Underrun */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_UNDERRUN 0x0 +#define RX_OVERRUN 0x20 /* Receive Overrun */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_OVERRUN 0x0 +#define CMD_RESP_END 0x40 /* CMD Response End */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_RESP_END 0x0 +#define CMD_SENT 0x80 /* CMD Sent */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_SENT 0x0 +#define DAT_END 0x100 /* Data End */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_END 0x0 +#define START_BIT_ERR 0x200 /* Start Bit Error */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSTART_BIT_ERR 0x0 +#define DAT_BLK_END 0x400 /* Data Block End */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_BLK_END 0x0 +#define CMD_ACT 0x800 /* CMD Active */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_ACT 0x0 +#define TX_ACT 0x1000 /* Transmit Active */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_ACT 0x0 +#define RX_ACT 0x2000 /* Receive Active */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_ACT 0x0 +#define TX_FIFO_STAT 0x4000 /* Transmit FIFO Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_FIFO_STAT 0x0 +#define RX_FIFO_STAT 0x8000 /* Receive FIFO Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_FIFO_STAT 0x0 +#define TX_FIFO_FULL 0x10000 /* Transmit FIFO Full */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_FIFO_FULL 0x0 +#define RX_FIFO_FULL 0x20000 /* Receive FIFO Full */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_FIFO_FULL 0x0 +#define TX_FIFO_ZERO 0x40000 /* Transmit FIFO Empty */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_FIFO_ZERO 0x0 +#define RX_DAT_ZERO 0x80000 /* Receive FIFO Empty */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_DAT_ZERO 0x0 +#define TX_DAT_RDY 0x100000 /* Transmit Data Available */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_DAT_RDY 0x0 +#define RX_FIFO_RDY 0x200000 /* Receive Data Available */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_FIFO_RDY 0x0 + +/* Bit masks for RSI_STATCL */ + +#define CMD_CRC_FAIL_STAT 0x1 /* CMD CRC Fail Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_CRC_FAIL_STAT 0x0 +#define DAT_CRC_FAIL_STAT 0x2 /* Data CRC Fail Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_CRC_FAIL_STAT 0x0 +#define CMD_TIMEOUT_STAT 0x4 /* CMD Time Out Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_TIMEOUT_STAT 0x0 +#define DAT_TIMEOUT_STAT 0x8 /* Data Time Out status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_TIMEOUT_STAT 0x0 +#define TX_UNDERRUN_STAT 0x10 /* Transmit Underrun Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_UNDERRUN_STAT 0x0 +#define RX_OVERRUN_STAT 0x20 /* Receive Overrun Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_OVERRUN_STAT 0x0 +#define CMD_RESP_END_STAT 0x40 /* CMD Response End Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_RESP_END_STAT 0x0 +#define CMD_SENT_STAT 0x80 /* CMD Sent Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_SENT_STAT 0x0 +#define DAT_END_STAT 0x100 /* Data End Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_END_STAT 0x0 +#define START_BIT_ERR_STAT 0x200 /* Start Bit Error Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSTART_BIT_ERR_STAT 0x0 +#define DAT_BLK_END_STAT 0x400 /* Data Block End Status */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_BLK_END_STAT 0x0 + +/* Bit masks for RSI_MASKx */ + +#define CMD_CRC_FAIL_MASK 0x1 /* CMD CRC Fail Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_CRC_FAIL_MASK 0x0 +#define DAT_CRC_FAIL_MASK 0x2 /* Data CRC Fail Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_CRC_FAIL_MASK 0x0 +#define CMD_TIMEOUT_MASK 0x4 /* CMD Time Out Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_TIMEOUT_MASK 0x0 +#define DAT_TIMEOUT_MASK 0x8 /* Data Time Out Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_TIMEOUT_MASK 0x0 +#define TX_UNDERRUN_MASK 0x10 /* Transmit Underrun Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_UNDERRUN_MASK 0x0 +#define RX_OVERRUN_MASK 0x20 /* Receive Overrun Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_OVERRUN_MASK 0x0 +#define CMD_RESP_END_MASK 0x40 /* CMD Response End Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_RESP_END_MASK 0x0 +#define CMD_SENT_MASK 0x80 /* CMD Sent Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_SENT_MASK 0x0 +#define DAT_END_MASK 0x100 /* Data End Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_END_MASK 0x0 +#define START_BIT_ERR_MASK 0x200 /* Start Bit Error Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSTART_BIT_ERR_MASK 0x0 +#define DAT_BLK_END_MASK 0x400 /* Data Block End Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nDAT_BLK_END_MASK 0x0 +#define CMD_ACT_MASK 0x800 /* CMD Active Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCMD_ACT_MASK 0x0 +#define TX_ACT_MASK 0x1000 /* Transmit Active Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_ACT_MASK 0x0 +#define RX_ACT_MASK 0x2000 /* Receive Active Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_ACT_MASK 0x0 +#define TX_FIFO_STAT_MASK 0x4000 /* Transmit FIFO Status Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_FIFO_STAT_MASK 0x0 +#define RX_FIFO_STAT_MASK 0x8000 /* Receive FIFO Status Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_FIFO_STAT_MASK 0x0 +#define TX_FIFO_FULL_MASK 0x10000 /* Transmit FIFO Full Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_FIFO_FULL_MASK 0x0 +#define RX_FIFO_FULL_MASK 0x20000 /* Receive FIFO Full Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_FIFO_FULL_MASK 0x0 +#define TX_FIFO_ZERO_MASK 0x40000 /* Transmit FIFO Empty Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_FIFO_ZERO_MASK 0x0 +#define RX_DAT_ZERO_MASK 0x80000 /* Receive FIFO Empty Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_DAT_ZERO_MASK 0x0 +#define TX_DAT_RDY_MASK 0x100000 /* Transmit Data Available Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nTX_DAT_RDY_MASK 0x0 +#define RX_FIFO_RDY_MASK 0x200000 /* Receive Data Available Mask */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRX_FIFO_RDY_MASK 0x0 + +/* Bit masks for RSI_FIFO_CNT */ +#define FIFO_COUNT 0x7fff /* FIFO Count */ + +/* Bit masks for RSI_CEATA_CONTROL */ +#define CEATA_TX_CCSD 0x1 /* Send CE-ATA CCSD sequence */ + +/* Bit masks for RSI_ESTAT */ +#define SDIO_INT_DET 0x2 /* SDIO Int Detected */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSDIO_INT_DET 0x0 +#define SD_CARD_DET 0x10 /* SD Card Detect */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSD_CARD_DET 0x0 +#define CEATA_INT_DET 0x20 + +/* Bit masks for RSI_EMASK */ +#define SDIO_INT_DET_MASK 0x2 /* Mask SDIO Int Detected */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define SDIO_MSK (SDIO_INT_DET_MASK)/* Mask SDIO Int Detected */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSDIO_MSK 0x0 +#define SD_CARD_DET_MASK 0x10 /* Mask Card Detect */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define SCD_MASK (SD_CARD_DET_MASK) /* Mask Card Detect */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSCD_MSK 0x0 +#define CEATA_INT_DET_MASK 0x20 + + +/* Bit masks for SDH_CFG */ + +/* Left in for backwards compatibility */ +#define RSI_CLK_EN 0x1 +/* legacy bit mask (below) provided for backwards code compatibility */ +#define CLKS_EN (RSI_CLK_EN) /* Clocks Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nCLKS_EN 0x0 +#define SDIO4_EN 0x4 /* SDIO 4-Bit Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define SD4E (SDIO4_EN) /* SDIO 4-Bit Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSD4E 0x0 +#define MW_EN 0x8 /* Moving Window Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define MWE (MW_EN) /* Moving Window Enable */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nMWE 0x0 +#define RSI_RST 0x10 /* SDMMC Reset */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define SD_RST (RSI_RST) /* SDMMC Reset */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nSD_RST 0x0 +#define PU_DAT 0x20 /* Pull-up SD_DAT */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define PUP_SDDAT (PU_DAT) /* Pull-up SD_DAT */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nPUP_SDDAT 0x0 +#define PU_DAT3 0x40 /* Pull-up SD_DAT3 */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define PUP_SDDAT3 (PU_DAT3) /* Pull-up SD_DAT3 */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nPUP_SDDAT3 0x0 +#define PD_DAT3 0x80 /* Pull-down SD_DAT3 */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define PD_SDDAT3 (PD_DAT3) /* Pull-down SD_DAT3 */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nPD_SDDAT3 0x0 + + +/* Bit masks for RSI_RD_WAIT_EN */ +#define SDIO_RWR 0x1 /* Read Wait Request */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define RWR (SDIO_RWR) /* Read Wait Request */ +/* legacy bit mask (below) provided for backwards code compatibility */ +#define nRWR 0x0 + +/* Bit masks for RSI_PIDx */ +#define RSI_PID 0xff /* RSI Peripheral ID */ + + +/* ************ CONTROLLER AREA NETWORK (CAN) MASKS ***************/ + +/* CAN_CONTROL Masks */ +#define SRS 0x0001 /* Software Reset */ +#define DNM 0x0002 /* Device Net Mode */ +#define ABO 0x0004 /* Auto-Bus On Enable */ +#define WBA 0x0010 /* Wake-Up On CAN Bus Activity Enable */ +#define SMR 0x0020 /* Sleep Mode Request */ +#define CSR 0x0040 /* CAN Suspend Mode Request */ +#define CCR 0x0080 /* CAN Configuration Mode Request */ + +/* CAN_STATUS Masks */ +#define WT 0x0001 /* TX Warning Flag */ +#define WR 0x0002 /* RX Warning Flag */ +#define EP 0x0004 /* Error Passive Mode */ +#define EBO 0x0008 /* Error Bus Off Mode */ +#define CSA 0x0040 /* Suspend Mode Acknowledge */ +#define CCA 0x0080 /* Configuration Mode Acknowledge */ +#define MBPTR 0x1F00 /* Mailbox Pointer */ +#define TRM 0x4000 /* Transmit Mode */ +#define REC 0x8000 /* Receive Mode */ + +/* CAN_CLOCK Masks */ +#define BRP 0x03FF /* Bit-Rate Pre-Scaler */ + +/* CAN_TIMING Masks */ +#define TSEG1 0x000F /* Time Segment 1 */ +#define TSEG2 0x0070 /* Time Segment 2 */ +#define SAM 0x0080 /* Sampling */ +#define SJW 0x0300 /* Synchronization Jump Width */ + +/* CAN_DEBUG Masks */ +#define DEC 0x0001 /* Disable CAN Error Counters */ +#define DRI 0x0002 /* Disable CAN RX Input */ +#define DTO 0x0004 /* Disable CAN TX Output */ +#define DIL 0x0008 /* Disable CAN Internal Loop */ +#define MAA 0x0010 /* Mode Auto-Acknowledge Enable */ +#define MRB 0x0020 /* Mode Read Back Enable */ +#define CDE 0x8000 /* CAN Debug Enable */ + +/* CAN_CEC Masks */ +#define RXECNT 0x00FF /* Receive Error Counter */ +#define TXECNT 0xFF00 /* Transmit Error Counter */ + +/* CAN_INTR Masks */ +#define MBRIRQ 0x0001 /* Mailbox Receive Interrupt */ +#define MBRIF (MBRIRQ) /* legacy */ +#define MBTIRQ 0x0002 /* Mailbox Transmit Interrupt */ +#define MBTIF (MBTIRQ) /* legacy */ +#define GIRQ 0x0004 /* Global Interrupt */ +#define SMACK 0x0008 /* Sleep Mode Acknowledge */ +#define CANTX 0x0040 /* CAN TX Bus Value */ +#define CANRX 0x0080 /* CAN RX Bus Value */ + +/* CAN_MBxx_ID1 and CAN_MBxx_ID0 Masks */ +#define DFC 0xFFFF /* Data Filtering Code (If Enabled) (ID0) */ +#define EXTID_LO 0xFFFF /* Lower 16 Bits of Extended Identifier (ID0) */ +#define EXTID_HI 0x0003 /* Upper 2 Bits of Extended Identifier (ID1) */ +#define BASEID 0x1FFC /* Base Identifier */ +#define IDE 0x2000 /* Identifier Extension */ +#define RTR 0x4000 /* Remote Frame Transmission Request */ +#define AME 0x8000 /* Acceptance Mask Enable */ + +/* CAN_MBxx_TIMESTAMP Masks */ +#define TSV 0xFFFF /* Timestamp */ + +/* CAN_MBxx_LENGTH Masks */ +#define DLC 0x000F /* Data Length Code */ + +/* CAN_AMxxH and CAN_AMxxL Masks */ +#define DFM 0xFFFF /* Data Field Mask (If Enabled) (CAN_AMxxL) */ +#define EXTID_LO 0xFFFF /* Lower 16 Bits of Extended Identifier (CAN_AMxxL) */ +#define EXTID_HI 0x0003 /* Upper 2 Bits of Extended Identifier (CAN_AMxxH) */ +#define BASEID 0x1FFC /* Base Identifier */ +#define AMIDE 0x2000 /* Acceptance Mask ID Extension Enable */ +#define FMD 0x4000 /* Full Mask Data Field Enable */ +#define FDF 0x8000 /* Filter On Data Field Enable */ + +/* CAN_MC1 Masks */ +#define MC0 0x0001 /* Enable Mailbox 0 */ +#define MC1 0x0002 /* Enable Mailbox 1 */ +#define MC2 0x0004 /* Enable Mailbox 2 */ +#define MC3 0x0008 /* Enable Mailbox 3 */ +#define MC4 0x0010 /* Enable Mailbox 4 */ +#define MC5 0x0020 /* Enable Mailbox 5 */ +#define MC6 0x0040 /* Enable Mailbox 6 */ +#define MC7 0x0080 /* Enable Mailbox 7 */ +#define MC8 0x0100 /* Enable Mailbox 8 */ +#define MC9 0x0200 /* Enable Mailbox 9 */ +#define MC10 0x0400 /* Enable Mailbox 10 */ +#define MC11 0x0800 /* Enable Mailbox 11 */ +#define MC12 0x1000 /* Enable Mailbox 12 */ +#define MC13 0x2000 /* Enable Mailbox 13 */ +#define MC14 0x4000 /* Enable Mailbox 14 */ +#define MC15 0x8000 /* Enable Mailbox 15 */ + +/* CAN_MC2 Masks */ +#define MC16 0x0001 /* Enable Mailbox 16 */ +#define MC17 0x0002 /* Enable Mailbox 17 */ +#define MC18 0x0004 /* Enable Mailbox 18 */ +#define MC19 0x0008 /* Enable Mailbox 19 */ +#define MC20 0x0010 /* Enable Mailbox 20 */ +#define MC21 0x0020 /* Enable Mailbox 21 */ +#define MC22 0x0040 /* Enable Mailbox 22 */ +#define MC23 0x0080 /* Enable Mailbox 23 */ +#define MC24 0x0100 /* Enable Mailbox 24 */ +#define MC25 0x0200 /* Enable Mailbox 25 */ +#define MC26 0x0400 /* Enable Mailbox 26 */ +#define MC27 0x0800 /* Enable Mailbox 27 */ +#define MC28 0x1000 /* Enable Mailbox 28 */ +#define MC29 0x2000 /* Enable Mailbox 29 */ +#define MC30 0x4000 /* Enable Mailbox 30 */ +#define MC31 0x8000 /* Enable Mailbox 31 */ + +/* CAN_MD1 Masks */ +#define MD0 0x0001 /* Enable Mailbox 0 For Receive */ +#define MD1 0x0002 /* Enable Mailbox 1 For Receive */ +#define MD2 0x0004 /* Enable Mailbox 2 For Receive */ +#define MD3 0x0008 /* Enable Mailbox 3 For Receive */ +#define MD4 0x0010 /* Enable Mailbox 4 For Receive */ +#define MD5 0x0020 /* Enable Mailbox 5 For Receive */ +#define MD6 0x0040 /* Enable Mailbox 6 For Receive */ +#define MD7 0x0080 /* Enable Mailbox 7 For Receive */ +#define MD8 0x0100 /* Enable Mailbox 8 For Receive */ +#define MD9 0x0200 /* Enable Mailbox 9 For Receive */ +#define MD10 0x0400 /* Enable Mailbox 10 For Receive */ +#define MD11 0x0800 /* Enable Mailbox 11 For Receive */ +#define MD12 0x1000 /* Enable Mailbox 12 For Receive */ +#define MD13 0x2000 /* Enable Mailbox 13 For Receive */ +#define MD14 0x4000 /* Enable Mailbox 14 For Receive */ +#define MD15 0x8000 /* Enable Mailbox 15 For Receive */ + +/* CAN_MD2 Masks */ +#define MD16 0x0001 /* Enable Mailbox 16 For Receive */ +#define MD17 0x0002 /* Enable Mailbox 17 For Receive */ +#define MD18 0x0004 /* Enable Mailbox 18 For Receive */ +#define MD19 0x0008 /* Enable Mailbox 19 For Receive */ +#define MD20 0x0010 /* Enable Mailbox 20 For Receive */ +#define MD21 0x0020 /* Enable Mailbox 21 For Receive */ +#define MD22 0x0040 /* Enable Mailbox 22 For Receive */ +#define MD23 0x0080 /* Enable Mailbox 23 For Receive */ +#define MD24 0x0100 /* Enable Mailbox 24 For Receive */ +#define MD25 0x0200 /* Enable Mailbox 25 For Receive */ +#define MD26 0x0400 /* Enable Mailbox 26 For Receive */ +#define MD27 0x0800 /* Enable Mailbox 27 For Receive */ +#define MD28 0x1000 /* Enable Mailbox 28 For Receive */ +#define MD29 0x2000 /* Enable Mailbox 29 For Receive */ +#define MD30 0x4000 /* Enable Mailbox 30 For Receive */ +#define MD31 0x8000 /* Enable Mailbox 31 For Receive */ + +/* CAN_RMP1 Masks */ +#define RMP0 0x0001 /* RX Message Pending In Mailbox 0 */ +#define RMP1 0x0002 /* RX Message Pending In Mailbox 1 */ +#define RMP2 0x0004 /* RX Message Pending In Mailbox 2 */ +#define RMP3 0x0008 /* RX Message Pending In Mailbox 3 */ +#define RMP4 0x0010 /* RX Message Pending In Mailbox 4 */ +#define RMP5 0x0020 /* RX Message Pending In Mailbox 5 */ +#define RMP6 0x0040 /* RX Message Pending In Mailbox 6 */ +#define RMP7 0x0080 /* RX Message Pending In Mailbox 7 */ +#define RMP8 0x0100 /* RX Message Pending In Mailbox 8 */ +#define RMP9 0x0200 /* RX Message Pending In Mailbox 9 */ +#define RMP10 0x0400 /* RX Message Pending In Mailbox 10 */ +#define RMP11 0x0800 /* RX Message Pending In Mailbox 11 */ +#define RMP12 0x1000 /* RX Message Pending In Mailbox 12 */ +#define RMP13 0x2000 /* RX Message Pending In Mailbox 13 */ +#define RMP14 0x4000 /* RX Message Pending In Mailbox 14 */ +#define RMP15 0x8000 /* RX Message Pending In Mailbox 15 */ + +/* CAN_RMP2 Masks */ +#define RMP16 0x0001 /* RX Message Pending In Mailbox 16 */ +#define RMP17 0x0002 /* RX Message Pending In Mailbox 17 */ +#define RMP18 0x0004 /* RX Message Pending In Mailbox 18 */ +#define RMP19 0x0008 /* RX Message Pending In Mailbox 19 */ +#define RMP20 0x0010 /* RX Message Pending In Mailbox 20 */ +#define RMP21 0x0020 /* RX Message Pending In Mailbox 21 */ +#define RMP22 0x0040 /* RX Message Pending In Mailbox 22 */ +#define RMP23 0x0080 /* RX Message Pending In Mailbox 23 */ +#define RMP24 0x0100 /* RX Message Pending In Mailbox 24 */ +#define RMP25 0x0200 /* RX Message Pending In Mailbox 25 */ +#define RMP26 0x0400 /* RX Message Pending In Mailbox 26 */ +#define RMP27 0x0800 /* RX Message Pending In Mailbox 27 */ +#define RMP28 0x1000 /* RX Message Pending In Mailbox 28 */ +#define RMP29 0x2000 /* RX Message Pending In Mailbox 29 */ +#define RMP30 0x4000 /* RX Message Pending In Mailbox 30 */ +#define RMP31 0x8000 /* RX Message Pending In Mailbox 31 */ + +/* CAN_RML1 Masks */ +#define RML0 0x0001 /* RX Message Lost In Mailbox 0 */ +#define RML1 0x0002 /* RX Message Lost In Mailbox 1 */ +#define RML2 0x0004 /* RX Message Lost In Mailbox 2 */ +#define RML3 0x0008 /* RX Message Lost In Mailbox 3 */ +#define RML4 0x0010 /* RX Message Lost In Mailbox 4 */ +#define RML5 0x0020 /* RX Message Lost In Mailbox 5 */ +#define RML6 0x0040 /* RX Message Lost In Mailbox 6 */ +#define RML7 0x0080 /* RX Message Lost In Mailbox 7 */ +#define RML8 0x0100 /* RX Message Lost In Mailbox 8 */ +#define RML9 0x0200 /* RX Message Lost In Mailbox 9 */ +#define RML10 0x0400 /* RX Message Lost In Mailbox 10 */ +#define RML11 0x0800 /* RX Message Lost In Mailbox 11 */ +#define RML12 0x1000 /* RX Message Lost In Mailbox 12 */ +#define RML13 0x2000 /* RX Message Lost In Mailbox 13 */ +#define RML14 0x4000 /* RX Message Lost In Mailbox 14 */ +#define RML15 0x8000 /* RX Message Lost In Mailbox 15 */ + +/* CAN_RML2 Masks */ +#define RML16 0x0001 /* RX Message Lost In Mailbox 16 */ +#define RML17 0x0002 /* RX Message Lost In Mailbox 17 */ +#define RML18 0x0004 /* RX Message Lost In Mailbox 18 */ +#define RML19 0x0008 /* RX Message Lost In Mailbox 19 */ +#define RML20 0x0010 /* RX Message Lost In Mailbox 20 */ +#define RML21 0x0020 /* RX Message Lost In Mailbox 21 */ +#define RML22 0x0040 /* RX Message Lost In Mailbox 22 */ +#define RML23 0x0080 /* RX Message Lost In Mailbox 23 */ +#define RML24 0x0100 /* RX Message Lost In Mailbox 24 */ +#define RML25 0x0200 /* RX Message Lost In Mailbox 25 */ +#define RML26 0x0400 /* RX Message Lost In Mailbox 26 */ +#define RML27 0x0800 /* RX Message Lost In Mailbox 27 */ +#define RML28 0x1000 /* RX Message Lost In Mailbox 28 */ +#define RML29 0x2000 /* RX Message Lost In Mailbox 29 */ +#define RML30 0x4000 /* RX Message Lost In Mailbox 30 */ +#define RML31 0x8000 /* RX Message Lost In Mailbox 31 */ + +/* CAN_OPSS1 Masks */ +#define OPSS0 0x0001 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 0 */ +#define OPSS1 0x0002 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 1 */ +#define OPSS2 0x0004 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 2 */ +#define OPSS3 0x0008 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 3 */ +#define OPSS4 0x0010 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 4 */ +#define OPSS5 0x0020 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 5 */ +#define OPSS6 0x0040 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 6 */ +#define OPSS7 0x0080 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 7 */ +#define OPSS8 0x0100 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 8 */ +#define OPSS9 0x0200 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 9 */ +#define OPSS10 0x0400 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 10 */ +#define OPSS11 0x0800 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 11 */ +#define OPSS12 0x1000 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 12 */ +#define OPSS13 0x2000 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 13 */ +#define OPSS14 0x4000 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 14 */ +#define OPSS15 0x8000 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 15 */ + +/* CAN_OPSS2 Masks */ +#define OPSS16 0x0001 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 16 */ +#define OPSS17 0x0002 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 17 */ +#define OPSS18 0x0004 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 18 */ +#define OPSS19 0x0008 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 19 */ +#define OPSS20 0x0010 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 20 */ +#define OPSS21 0x0020 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 21 */ +#define OPSS22 0x0040 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 22 */ +#define OPSS23 0x0080 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 23 */ +#define OPSS24 0x0100 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 24 */ +#define OPSS25 0x0200 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 25 */ +#define OPSS26 0x0400 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 26 */ +#define OPSS27 0x0800 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 27 */ +#define OPSS28 0x1000 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 28 */ +#define OPSS29 0x2000 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 29 */ +#define OPSS30 0x4000 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 30 */ +#define OPSS31 0x8000 /* Enable RX Overwrite Protection or TX Single-Shot For Mailbox 31 */ + +/* CAN_TRR1 Masks */ +#define TRR0 0x0001 /* Deny But Don't Lock Access To Mailbox 0 */ +#define TRR1 0x0002 /* Deny But Don't Lock Access To Mailbox 1 */ +#define TRR2 0x0004 /* Deny But Don't Lock Access To Mailbox 2 */ +#define TRR3 0x0008 /* Deny But Don't Lock Access To Mailbox 3 */ +#define TRR4 0x0010 /* Deny But Don't Lock Access To Mailbox 4 */ +#define TRR5 0x0020 /* Deny But Don't Lock Access To Mailbox 5 */ +#define TRR6 0x0040 /* Deny But Don't Lock Access To Mailbox 6 */ +#define TRR7 0x0080 /* Deny But Don't Lock Access To Mailbox 7 */ +#define TRR8 0x0100 /* Deny But Don't Lock Access To Mailbox 8 */ +#define TRR9 0x0200 /* Deny But Don't Lock Access To Mailbox 9 */ +#define TRR10 0x0400 /* Deny But Don't Lock Access To Mailbox 10 */ +#define TRR11 0x0800 /* Deny But Don't Lock Access To Mailbox 11 */ +#define TRR12 0x1000 /* Deny But Don't Lock Access To Mailbox 12 */ +#define TRR13 0x2000 /* Deny But Don't Lock Access To Mailbox 13 */ +#define TRR14 0x4000 /* Deny But Don't Lock Access To Mailbox 14 */ +#define TRR15 0x8000 /* Deny But Don't Lock Access To Mailbox 15 */ + +/* CAN_TRR2 Masks */ +#define TRR16 0x0001 /* Deny But Don't Lock Access To Mailbox 16 */ +#define TRR17 0x0002 /* Deny But Don't Lock Access To Mailbox 17 */ +#define TRR18 0x0004 /* Deny But Don't Lock Access To Mailbox 18 */ +#define TRR19 0x0008 /* Deny But Don't Lock Access To Mailbox 19 */ +#define TRR20 0x0010 /* Deny But Don't Lock Access To Mailbox 20 */ +#define TRR21 0x0020 /* Deny But Don't Lock Access To Mailbox 21 */ +#define TRR22 0x0040 /* Deny But Don't Lock Access To Mailbox 22 */ +#define TRR23 0x0080 /* Deny But Don't Lock Access To Mailbox 23 */ +#define TRR24 0x0100 /* Deny But Don't Lock Access To Mailbox 24 */ +#define TRR25 0x0200 /* Deny But Don't Lock Access To Mailbox 25 */ +#define TRR26 0x0400 /* Deny But Don't Lock Access To Mailbox 26 */ +#define TRR27 0x0800 /* Deny But Don't Lock Access To Mailbox 27 */ +#define TRR28 0x1000 /* Deny But Don't Lock Access To Mailbox 28 */ +#define TRR29 0x2000 /* Deny But Don't Lock Access To Mailbox 29 */ +#define TRR30 0x4000 /* Deny But Don't Lock Access To Mailbox 30 */ +#define TRR31 0x8000 /* Deny But Don't Lock Access To Mailbox 31 */ + +/* CAN_TRS1 Masks */ +#define TRS0 0x0001 /* Remote Frame Request For Mailbox 0 */ +#define TRS1 0x0002 /* Remote Frame Request For Mailbox 1 */ +#define TRS2 0x0004 /* Remote Frame Request For Mailbox 2 */ +#define TRS3 0x0008 /* Remote Frame Request For Mailbox 3 */ +#define TRS4 0x0010 /* Remote Frame Request For Mailbox 4 */ +#define TRS5 0x0020 /* Remote Frame Request For Mailbox 5 */ +#define TRS6 0x0040 /* Remote Frame Request For Mailbox 6 */ +#define TRS7 0x0080 /* Remote Frame Request For Mailbox 7 */ +#define TRS8 0x0100 /* Remote Frame Request For Mailbox 8 */ +#define TRS9 0x0200 /* Remote Frame Request For Mailbox 9 */ +#define TRS10 0x0400 /* Remote Frame Request For Mailbox 10 */ +#define TRS11 0x0800 /* Remote Frame Request For Mailbox 11 */ +#define TRS12 0x1000 /* Remote Frame Request For Mailbox 12 */ +#define TRS13 0x2000 /* Remote Frame Request For Mailbox 13 */ +#define TRS14 0x4000 /* Remote Frame Request For Mailbox 14 */ +#define TRS15 0x8000 /* Remote Frame Request For Mailbox 15 */ + +/* CAN_TRS2 Masks */ +#define TRS16 0x0001 /* Remote Frame Request For Mailbox 16 */ +#define TRS17 0x0002 /* Remote Frame Request For Mailbox 17 */ +#define TRS18 0x0004 /* Remote Frame Request For Mailbox 18 */ +#define TRS19 0x0008 /* Remote Frame Request For Mailbox 19 */ +#define TRS20 0x0010 /* Remote Frame Request For Mailbox 20 */ +#define TRS21 0x0020 /* Remote Frame Request For Mailbox 21 */ +#define TRS22 0x0040 /* Remote Frame Request For Mailbox 22 */ +#define TRS23 0x0080 /* Remote Frame Request For Mailbox 23 */ +#define TRS24 0x0100 /* Remote Frame Request For Mailbox 24 */ +#define TRS25 0x0200 /* Remote Frame Request For Mailbox 25 */ +#define TRS26 0x0400 /* Remote Frame Request For Mailbox 26 */ +#define TRS27 0x0800 /* Remote Frame Request For Mailbox 27 */ +#define TRS28 0x1000 /* Remote Frame Request For Mailbox 28 */ +#define TRS29 0x2000 /* Remote Frame Request For Mailbox 29 */ +#define TRS30 0x4000 /* Remote Frame Request For Mailbox 30 */ +#define TRS31 0x8000 /* Remote Frame Request For Mailbox 31 */ + +/* CAN_AA1 Masks */ +#define AA0 0x0001 /* Aborted Message In Mailbox 0 */ +#define AA1 0x0002 /* Aborted Message In Mailbox 1 */ +#define AA2 0x0004 /* Aborted Message In Mailbox 2 */ +#define AA3 0x0008 /* Aborted Message In Mailbox 3 */ +#define AA4 0x0010 /* Aborted Message In Mailbox 4 */ +#define AA5 0x0020 /* Aborted Message In Mailbox 5 */ +#define AA6 0x0040 /* Aborted Message In Mailbox 6 */ +#define AA7 0x0080 /* Aborted Message In Mailbox 7 */ +#define AA8 0x0100 /* Aborted Message In Mailbox 8 */ +#define AA9 0x0200 /* Aborted Message In Mailbox 9 */ +#define AA10 0x0400 /* Aborted Message In Mailbox 10 */ +#define AA11 0x0800 /* Aborted Message In Mailbox 11 */ +#define AA12 0x1000 /* Aborted Message In Mailbox 12 */ +#define AA13 0x2000 /* Aborted Message In Mailbox 13 */ +#define AA14 0x4000 /* Aborted Message In Mailbox 14 */ +#define AA15 0x8000 /* Aborted Message In Mailbox 15 */ + +/* CAN_AA2 Masks */ +#define AA16 0x0001 /* Aborted Message In Mailbox 16 */ +#define AA17 0x0002 /* Aborted Message In Mailbox 17 */ +#define AA18 0x0004 /* Aborted Message In Mailbox 18 */ +#define AA19 0x0008 /* Aborted Message In Mailbox 19 */ +#define AA20 0x0010 /* Aborted Message In Mailbox 20 */ +#define AA21 0x0020 /* Aborted Message In Mailbox 21 */ +#define AA22 0x0040 /* Aborted Message In Mailbox 22 */ +#define AA23 0x0080 /* Aborted Message In Mailbox 23 */ +#define AA24 0x0100 /* Aborted Message In Mailbox 24 */ +#define AA25 0x0200 /* Aborted Message In Mailbox 25 */ +#define AA26 0x0400 /* Aborted Message In Mailbox 26 */ +#define AA27 0x0800 /* Aborted Message In Mailbox 27 */ +#define AA28 0x1000 /* Aborted Message In Mailbox 28 */ +#define AA29 0x2000 /* Aborted Message In Mailbox 29 */ +#define AA30 0x4000 /* Aborted Message In Mailbox 30 */ +#define AA31 0x8000 /* Aborted Message In Mailbox 31 */ + +/* CAN_TA1 Masks */ +#define TA0 0x0001 /* Transmit Successful From Mailbox 0 */ +#define TA1 0x0002 /* Transmit Successful From Mailbox 1 */ +#define TA2 0x0004 /* Transmit Successful From Mailbox 2 */ +#define TA3 0x0008 /* Transmit Successful From Mailbox 3 */ +#define TA4 0x0010 /* Transmit Successful From Mailbox 4 */ +#define TA5 0x0020 /* Transmit Successful From Mailbox 5 */ +#define TA6 0x0040 /* Transmit Successful From Mailbox 6 */ +#define TA7 0x0080 /* Transmit Successful From Mailbox 7 */ +#define TA8 0x0100 /* Transmit Successful From Mailbox 8 */ +#define TA9 0x0200 /* Transmit Successful From Mailbox 9 */ +#define TA10 0x0400 /* Transmit Successful From Mailbox 10 */ +#define TA11 0x0800 /* Transmit Successful From Mailbox 11 */ +#define TA12 0x1000 /* Transmit Successful From Mailbox 12 */ +#define TA13 0x2000 /* Transmit Successful From Mailbox 13 */ +#define TA14 0x4000 /* Transmit Successful From Mailbox 14 */ +#define TA15 0x8000 /* Transmit Successful From Mailbox 15 */ + +/* CAN_TA2 Masks */ +#define TA16 0x0001 /* Transmit Successful From Mailbox 16 */ +#define TA17 0x0002 /* Transmit Successful From Mailbox 17 */ +#define TA18 0x0004 /* Transmit Successful From Mailbox 18 */ +#define TA19 0x0008 /* Transmit Successful From Mailbox 19 */ +#define TA20 0x0010 /* Transmit Successful From Mailbox 20 */ +#define TA21 0x0020 /* Transmit Successful From Mailbox 21 */ +#define TA22 0x0040 /* Transmit Successful From Mailbox 22 */ +#define TA23 0x0080 /* Transmit Successful From Mailbox 23 */ +#define TA24 0x0100 /* Transmit Successful From Mailbox 24 */ +#define TA25 0x0200 /* Transmit Successful From Mailbox 25 */ +#define TA26 0x0400 /* Transmit Successful From Mailbox 26 */ +#define TA27 0x0800 /* Transmit Successful From Mailbox 27 */ +#define TA28 0x1000 /* Transmit Successful From Mailbox 28 */ +#define TA29 0x2000 /* Transmit Successful From Mailbox 29 */ +#define TA30 0x4000 /* Transmit Successful From Mailbox 30 */ +#define TA31 0x8000 /* Transmit Successful From Mailbox 31 */ + +/* CAN_MBTD Masks */ +#define TDPTR 0x001F /* Mailbox To Temporarily Disable */ +#define TDA 0x0040 /* Temporary Disable Acknowledge */ +#define TDR 0x0080 /* Temporary Disable Request */ + +/* CAN_RFH1 Masks */ +#define RFH0 0x0001 /* Enable Automatic Remote Frame Handling For Mailbox 0 */ +#define RFH1 0x0002 /* Enable Automatic Remote Frame Handling For Mailbox 1 */ +#define RFH2 0x0004 /* Enable Automatic Remote Frame Handling For Mailbox 2 */ +#define RFH3 0x0008 /* Enable Automatic Remote Frame Handling For Mailbox 3 */ +#define RFH4 0x0010 /* Enable Automatic Remote Frame Handling For Mailbox 4 */ +#define RFH5 0x0020 /* Enable Automatic Remote Frame Handling For Mailbox 5 */ +#define RFH6 0x0040 /* Enable Automatic Remote Frame Handling For Mailbox 6 */ +#define RFH7 0x0080 /* Enable Automatic Remote Frame Handling For Mailbox 7 */ +#define RFH8 0x0100 /* Enable Automatic Remote Frame Handling For Mailbox 8 */ +#define RFH9 0x0200 /* Enable Automatic Remote Frame Handling For Mailbox 9 */ +#define RFH10 0x0400 /* Enable Automatic Remote Frame Handling For Mailbox 10 */ +#define RFH11 0x0800 /* Enable Automatic Remote Frame Handling For Mailbox 11 */ +#define RFH12 0x1000 /* Enable Automatic Remote Frame Handling For Mailbox 12 */ +#define RFH13 0x2000 /* Enable Automatic Remote Frame Handling For Mailbox 13 */ +#define RFH14 0x4000 /* Enable Automatic Remote Frame Handling For Mailbox 14 */ +#define RFH15 0x8000 /* Enable Automatic Remote Frame Handling For Mailbox 15 */ + +/* CAN_RFH2 Masks */ +#define RFH16 0x0001 /* Enable Automatic Remote Frame Handling For Mailbox 16 */ +#define RFH17 0x0002 /* Enable Automatic Remote Frame Handling For Mailbox 17 */ +#define RFH18 0x0004 /* Enable Automatic Remote Frame Handling For Mailbox 18 */ +#define RFH19 0x0008 /* Enable Automatic Remote Frame Handling For Mailbox 19 */ +#define RFH20 0x0010 /* Enable Automatic Remote Frame Handling For Mailbox 20 */ +#define RFH21 0x0020 /* Enable Automatic Remote Frame Handling For Mailbox 21 */ +#define RFH22 0x0040 /* Enable Automatic Remote Frame Handling For Mailbox 22 */ +#define RFH23 0x0080 /* Enable Automatic Remote Frame Handling For Mailbox 23 */ +#define RFH24 0x0100 /* Enable Automatic Remote Frame Handling For Mailbox 24 */ +#define RFH25 0x0200 /* Enable Automatic Remote Frame Handling For Mailbox 25 */ +#define RFH26 0x0400 /* Enable Automatic Remote Frame Handling For Mailbox 26 */ +#define RFH27 0x0800 /* Enable Automatic Remote Frame Handling For Mailbox 27 */ +#define RFH28 0x1000 /* Enable Automatic Remote Frame Handling For Mailbox 28 */ +#define RFH29 0x2000 /* Enable Automatic Remote Frame Handling For Mailbox 29 */ +#define RFH30 0x4000 /* Enable Automatic Remote Frame Handling For Mailbox 30 */ +#define RFH31 0x8000 /* Enable Automatic Remote Frame Handling For Mailbox 31 */ + +/* CAN_MBTIF1 Masks */ +#define MBTIF0 0x0001 /* TX Interrupt Active In Mailbox 0 */ +#define MBTIF1 0x0002 /* TX Interrupt Active In Mailbox 1 */ +#define MBTIF2 0x0004 /* TX Interrupt Active In Mailbox 2 */ +#define MBTIF3 0x0008 /* TX Interrupt Active In Mailbox 3 */ +#define MBTIF4 0x0010 /* TX Interrupt Active In Mailbox 4 */ +#define MBTIF5 0x0020 /* TX Interrupt Active In Mailbox 5 */ +#define MBTIF6 0x0040 /* TX Interrupt Active In Mailbox 6 */ +#define MBTIF7 0x0080 /* TX Interrupt Active In Mailbox 7 */ +#define MBTIF8 0x0100 /* TX Interrupt Active In Mailbox 8 */ +#define MBTIF9 0x0200 /* TX Interrupt Active In Mailbox 9 */ +#define MBTIF10 0x0400 /* TX Interrupt Active In Mailbox 10 */ +#define MBTIF11 0x0800 /* TX Interrupt Active In Mailbox 11 */ +#define MBTIF12 0x1000 /* TX Interrupt Active In Mailbox 12 */ +#define MBTIF13 0x2000 /* TX Interrupt Active In Mailbox 13 */ +#define MBTIF14 0x4000 /* TX Interrupt Active In Mailbox 14 */ +#define MBTIF15 0x8000 /* TX Interrupt Active In Mailbox 15 */ + +/* CAN_MBTIF2 Masks */ +#define MBTIF16 0x0001 /* TX Interrupt Active In Mailbox 16 */ +#define MBTIF17 0x0002 /* TX Interrupt Active In Mailbox 17 */ +#define MBTIF18 0x0004 /* TX Interrupt Active In Mailbox 18 */ +#define MBTIF19 0x0008 /* TX Interrupt Active In Mailbox 19 */ +#define MBTIF20 0x0010 /* TX Interrupt Active In Mailbox 20 */ +#define MBTIF21 0x0020 /* TX Interrupt Active In Mailbox 21 */ +#define MBTIF22 0x0040 /* TX Interrupt Active In Mailbox 22 */ +#define MBTIF23 0x0080 /* TX Interrupt Active In Mailbox 23 */ +#define MBTIF24 0x0100 /* TX Interrupt Active In Mailbox 24 */ +#define MBTIF25 0x0200 /* TX Interrupt Active In Mailbox 25 */ +#define MBTIF26 0x0400 /* TX Interrupt Active In Mailbox 26 */ +#define MBTIF27 0x0800 /* TX Interrupt Active In Mailbox 27 */ +#define MBTIF28 0x1000 /* TX Interrupt Active In Mailbox 28 */ +#define MBTIF29 0x2000 /* TX Interrupt Active In Mailbox 29 */ +#define MBTIF30 0x4000 /* TX Interrupt Active In Mailbox 30 */ +#define MBTIF31 0x8000 /* TX Interrupt Active In Mailbox 31 */ + +/* CAN_MBRIF1 Masks */ +#define MBRIF0 0x0001 /* RX Interrupt Active In Mailbox 0 */ +#define MBRIF1 0x0002 /* RX Interrupt Active In Mailbox 1 */ +#define MBRIF2 0x0004 /* RX Interrupt Active In Mailbox 2 */ +#define MBRIF3 0x0008 /* RX Interrupt Active In Mailbox 3 */ +#define MBRIF4 0x0010 /* RX Interrupt Active In Mailbox 4 */ +#define MBRIF5 0x0020 /* RX Interrupt Active In Mailbox 5 */ +#define MBRIF6 0x0040 /* RX Interrupt Active In Mailbox 6 */ +#define MBRIF7 0x0080 /* RX Interrupt Active In Mailbox 7 */ +#define MBRIF8 0x0100 /* RX Interrupt Active In Mailbox 8 */ +#define MBRIF9 0x0200 /* RX Interrupt Active In Mailbox 9 */ +#define MBRIF10 0x0400 /* RX Interrupt Active In Mailbox 10 */ +#define MBRIF11 0x0800 /* RX Interrupt Active In Mailbox 11 */ +#define MBRIF12 0x1000 /* RX Interrupt Active In Mailbox 12 */ +#define MBRIF13 0x2000 /* RX Interrupt Active In Mailbox 13 */ +#define MBRIF14 0x4000 /* RX Interrupt Active In Mailbox 14 */ +#define MBRIF15 0x8000 /* RX Interrupt Active In Mailbox 15 */ + +/* CAN_MBRIF2 Masks */ +#define MBRIF16 0x0001 /* RX Interrupt Active In Mailbox 16 */ +#define MBRIF17 0x0002 /* RX Interrupt Active In Mailbox 17 */ +#define MBRIF18 0x0004 /* RX Interrupt Active In Mailbox 18 */ +#define MBRIF19 0x0008 /* RX Interrupt Active In Mailbox 19 */ +#define MBRIF20 0x0010 /* RX Interrupt Active In Mailbox 20 */ +#define MBRIF21 0x0020 /* RX Interrupt Active In Mailbox 21 */ +#define MBRIF22 0x0040 /* RX Interrupt Active In Mailbox 22 */ +#define MBRIF23 0x0080 /* RX Interrupt Active In Mailbox 23 */ +#define MBRIF24 0x0100 /* RX Interrupt Active In Mailbox 24 */ +#define MBRIF25 0x0200 /* RX Interrupt Active In Mailbox 25 */ +#define MBRIF26 0x0400 /* RX Interrupt Active In Mailbox 26 */ +#define MBRIF27 0x0800 /* RX Interrupt Active In Mailbox 27 */ +#define MBRIF28 0x1000 /* RX Interrupt Active In Mailbox 28 */ +#define MBRIF29 0x2000 /* RX Interrupt Active In Mailbox 29 */ +#define MBRIF30 0x4000 /* RX Interrupt Active In Mailbox 30 */ +#define MBRIF31 0x8000 /* RX Interrupt Active In Mailbox 31 */ + +/* CAN_MBIM1 Masks */ +#define MBIM0 0x0001 /* Enable Interrupt For Mailbox 0 */ +#define MBIM1 0x0002 /* Enable Interrupt For Mailbox 1 */ +#define MBIM2 0x0004 /* Enable Interrupt For Mailbox 2 */ +#define MBIM3 0x0008 /* Enable Interrupt For Mailbox 3 */ +#define MBIM4 0x0010 /* Enable Interrupt For Mailbox 4 */ +#define MBIM5 0x0020 /* Enable Interrupt For Mailbox 5 */ +#define MBIM6 0x0040 /* Enable Interrupt For Mailbox 6 */ +#define MBIM7 0x0080 /* Enable Interrupt For Mailbox 7 */ +#define MBIM8 0x0100 /* Enable Interrupt For Mailbox 8 */ +#define MBIM9 0x0200 /* Enable Interrupt For Mailbox 9 */ +#define MBIM10 0x0400 /* Enable Interrupt For Mailbox 10 */ +#define MBIM11 0x0800 /* Enable Interrupt For Mailbox 11 */ +#define MBIM12 0x1000 /* Enable Interrupt For Mailbox 12 */ +#define MBIM13 0x2000 /* Enable Interrupt For Mailbox 13 */ +#define MBIM14 0x4000 /* Enable Interrupt For Mailbox 14 */ +#define MBIM15 0x8000 /* Enable Interrupt For Mailbox 15 */ + +/* CAN_MBIM2 Masks */ +#define MBIM16 0x0001 /* Enable Interrupt For Mailbox 16 */ +#define MBIM17 0x0002 /* Enable Interrupt For Mailbox 17 */ +#define MBIM18 0x0004 /* Enable Interrupt For Mailbox 18 */ +#define MBIM19 0x0008 /* Enable Interrupt For Mailbox 19 */ +#define MBIM20 0x0010 /* Enable Interrupt For Mailbox 20 */ +#define MBIM21 0x0020 /* Enable Interrupt For Mailbox 21 */ +#define MBIM22 0x0040 /* Enable Interrupt For Mailbox 22 */ +#define MBIM23 0x0080 /* Enable Interrupt For Mailbox 23 */ +#define MBIM24 0x0100 /* Enable Interrupt For Mailbox 24 */ +#define MBIM25 0x0200 /* Enable Interrupt For Mailbox 25 */ +#define MBIM26 0x0400 /* Enable Interrupt For Mailbox 26 */ +#define MBIM27 0x0800 /* Enable Interrupt For Mailbox 27 */ +#define MBIM28 0x1000 /* Enable Interrupt For Mailbox 28 */ +#define MBIM29 0x2000 /* Enable Interrupt For Mailbox 29 */ +#define MBIM30 0x4000 /* Enable Interrupt For Mailbox 30 */ +#define MBIM31 0x8000 /* Enable Interrupt For Mailbox 31 */ + +/* CAN_GIM Masks */ +#define EWTIM 0x0001 /* Enable TX Error Count Interrupt */ +#define EWRIM 0x0002 /* Enable RX Error Count Interrupt */ +#define EPIM 0x0004 /* Enable Error-Passive Mode Interrupt */ +#define BOIM 0x0008 /* Enable Bus Off Interrupt */ +#define WUIM 0x0010 /* Enable Wake-Up Interrupt */ +#define UIAIM 0x0020 /* Enable Access To Unimplemented Address Interrupt */ +#define AAIM 0x0040 /* Enable Abort Acknowledge Interrupt */ +#define RMLIM 0x0080 /* Enable RX Message Lost Interrupt */ +#define UCEIM 0x0100 /* Enable Universal Counter Overflow Interrupt */ +#define EXTIM 0x0200 /* Enable External Trigger Output Interrupt */ +#define ADIM 0x0400 /* Enable Access Denied Interrupt */ + +/* CAN_GIS Masks */ +#define EWTIS 0x0001 /* TX Error Count IRQ Status */ +#define EWRIS 0x0002 /* RX Error Count IRQ Status */ +#define EPIS 0x0004 /* Error-Passive Mode IRQ Status */ +#define BOIS 0x0008 /* Bus Off IRQ Status */ +#define WUIS 0x0010 /* Wake-Up IRQ Status */ +#define UIAIS 0x0020 /* Access To Unimplemented Address IRQ Status */ +#define AAIS 0x0040 /* Abort Acknowledge IRQ Status */ +#define RMLIS 0x0080 /* RX Message Lost IRQ Status */ +#define UCEIS 0x0100 /* Universal Counter Overflow IRQ Status */ +#define EXTIS 0x0200 /* External Trigger Output IRQ Status */ +#define ADIS 0x0400 /* Access Denied IRQ Status */ + +/* CAN_GIF Masks */ +#define EWTIF 0x0001 /* TX Error Count IRQ Flag */ +#define EWRIF 0x0002 /* RX Error Count IRQ Flag */ +#define EPIF 0x0004 /* Error-Passive Mode IRQ Flag */ +#define BOIF 0x0008 /* Bus Off IRQ Flag */ +#define WUIF 0x0010 /* Wake-Up IRQ Flag */ +#define UIAIF 0x0020 /* Access To Unimplemented Address IRQ Flag */ +#define AAIF 0x0040 /* Abort Acknowledge IRQ Flag */ +#define RMLIF 0x0080 /* RX Message Lost IRQ Flag */ +#define UCEIF 0x0100 /* Universal Counter Overflow IRQ Flag */ +#define EXTIF 0x0200 /* External Trigger Output IRQ Flag */ +#define ADIF 0x0400 /* Access Denied IRQ Flag */ + +/* CAN_UCCNF Masks */ +#define UCCNF 0x000F /* Universal Counter Mode */ +#define UC_STAMP 0x0001 /* Timestamp Mode */ +#define UC_WDOG 0x0002 /* Watchdog Mode */ +#define UC_AUTOTX 0x0003 /* Auto-Transmit Mode */ +#define UC_ERROR 0x0006 /* CAN Error Frame Count */ +#define UC_OVER 0x0007 /* CAN Overload Frame Count */ +#define UC_LOST 0x0008 /* Arbitration Lost During TX Count */ +#define UC_AA 0x0009 /* TX Abort Count */ +#define UC_TA 0x000A /* TX Successful Count */ +#define UC_REJECT 0x000B /* RX Message Rejected Count */ +#define UC_RML 0x000C /* RX Message Lost Count */ +#define UC_RX 0x000D /* Total Successful RX Messages Count */ +#define UC_RMP 0x000E /* Successful RX W/Matching ID Count */ +#define UC_ALL 0x000F /* Correct Message On CAN Bus Line Count */ +#define UCRC 0x0020 /* Universal Counter Reload/Clear */ +#define UCCT 0x0040 /* Universal Counter CAN Trigger */ +#define UCE 0x0080 /* Universal Counter Enable */ + +/* CAN_ESR Masks */ +#define ACKE 0x0004 /* Acknowledge Error */ +#define SER 0x0008 /* Stuff Error */ +#define CRCE 0x0010 /* CRC Error */ +#define SA0 0x0020 /* Stuck At Dominant Error */ +#define BEF 0x0040 /* Bit Error Flag */ +#define FER 0x0080 /* Form Error Flag */ + +/* CAN_EWR Masks */ +#define EWLREC 0x00FF /* RX Error Count Limit (For EWRIS) */ +#define EWLTEC 0xFF00 /* TX Error Count Limit (For EWTIS) */ + + +/* ************ ADC Controller Module (ACM) MASKS ***************/ + +/* Bit masks for ACM_CTL */ +#define ACM_EN 0x0001 +#define ACM_TMR0_EN 0x0002 +#define ACM_TMR1_EN 0x0004 +#define ACM_TRG_SEL0 0x0018 +#define ACM_TRG_SEL1 0x0060 +#define ACM_TRG_POL0 0x0080 +#define ACM_TRG_POL1 0x0100 +#define ACM_CS_POL 0x0200 +#define ACM_CLK_POL 0x0400 +#define ACM_EPS 0xC000 + +/* Bit masks for ACM_STAT */ +#define ACM_BSY 0x0001 +#define ACM_EMISS 0x0002 +#define ACM_ECOM 0x0004 +#define ACM_CEVNT 0x0078 + +/* Bit masks for ACM_ES */ +#define ACM_ES0 0x0001 +#define ACM_ES1 0x0002 +#define ACM_ES2 0x0004 +#define ACM_ES3 0x0008 +#define ACM_ES4 0x0010 +#define ACM_ES5 0x0020 +#define ACM_ES6 0x0040 +#define ACM_ES7 0x0080 +#define ACM_ES8 0x0100 +#define ACM_ES9 0x0200 +#define ACM_ES10 0x0400 +#define ACM_ES11 0x0800 +#define ACM_ES12 0x1000 +#define ACM_ES13 0x2000 +#define ACM_ES14 0x4000 +#define ACM_ES15 0x8000 + +/* Bit masks for ACM_IMSK */ +#define ACM_IE0 0x0001 +#define ACM_IE1 0x0002 +#define ACM_IE2 0x0004 +#define ACM_IE3 0x0008 +#define ACM_IE4 0x0010 +#define ACM_IE5 0x0020 +#define ACM_IE6 0x0040 +#define ACM_IE7 0x0080 +#define ACM_IE8 0x0100 +#define ACM_IE9 0x0200 +#define ACM_IE10 0x0400 +#define ACM_IE11 0x0800 +#define ACM_IE12 0x1000 +#define ACM_IE13 0x2000 +#define ACM_IE14 0x4000 +#define ACM_IE15 0x8000 + +/* Bit masks for ACM_MS */ +#define ACM_EM0 0x0001 +#define ACM_EM1 0x0002 +#define ACM_EM2 0x0004 +#define ACM_EM3 0x0008 +#define ACM_EM4 0x0010 +#define ACM_EM5 0x0020 +#define ACM_EM6 0x0040 +#define ACM_EM7 0x0080 +#define ACM_EM8 0x0100 +#define ACM_EM9 0x0200 +#define ACM_EM10 0x0400 +#define ACM_EM11 0x0800 +#define ACM_EM12 0x1000 +#define ACM_EM13 0x2000 +#define ACM_EM14 0x4000 +#define ACM_EM15 0x8000 + +/* Bit masks for ACM_EMSK */ +#define ACM_MIE0 0x0001 +#define ACM_MIE1 0x0002 +#define ACM_MIE2 0x0004 +#define ACM_MIE3 0x0008 +#define ACM_MIE4 0x0010 +#define ACM_MIE5 0x0020 +#define ACM_MIE6 0x0040 +#define ACM_MIE7 0x0080 +#define ACM_MIE8 0x0100 +#define ACM_MIE9 0x0200 +#define ACM_MIE10 0x0400 +#define ACM_MIE11 0x0800 +#define ACM_MIE12 0x1000 +#define ACM_MIE13 0x2000 +#define ACM_MIE14 0x4000 +#define ACM_MIE15 0x8000 + +/* Bit masks for ACM_ER0 & ACM_ER1 */ +#define ACM_EVNT_EN 0x0001 +#define ACM_EVNT_PF 0x003E + +/* Bit masks for ACM_ET0 & ACM_ET1 */ +#define ACM_EVNT_TIME 0xFFFFFFFF + +/* Bit masks for ACM_TC0 */ +#define ACM_CLK_DIV 0x00FF +#define ACM_SC 0xFF00 + +/* Bit masks for ACM_TC1 */ +#define ACM_CSW 0x00FF +#define ACM_HC 0x0F00 +#define ACM_ZC 0xF000 + +#ifdef _MISRA_RULES +#pragma diag(pop) +#endif /* _MISRA_RULES */ + +#endif /* _DEF_BF50x_H */ diff --git a/libgloss/bfin/include/def_LPBlackfin.h b/libgloss/bfin/include/def_LPBlackfin.h index 0169b261d..a12080e34 100644 --- a/libgloss/bfin/include/def_LPBlackfin.h +++ b/libgloss/bfin/include/def_LPBlackfin.h @@ -14,7 +14,7 @@ * * def_LPBlackfin.h * - * Copyright (C) 2008, 2009 Analog Devices, Inc. + * (c) Copyright 2001-2009 Analog Devices, Inc. All rights reserved. * ************************************************************************/ @@ -351,10 +351,14 @@ #define ENDCPLB_P 0x01 /* Enable DCPLBS */ #define DMCTL_ENDCPLB_P ENDCPLB_P /* "" (older define) */ +#if defined(__ADSPBF50x__) +#define DMC_P 0x03 /* L1 Data Memory Configure bit */ +#else #define DMC0_P 0x02 /* L1 Data Memory Configure bit 0 */ -#define DMCTL_DMC0_P DMC0_P /* "" (older define) */ #define DMC1_P 0x03 /* L1 Data Memory Configure bit 1 */ +#define DMCTL_DMC0_P DMC0_P /* "" (older define) */ #define DMCTL_DMC1_P DMC1_P /* "" (older define) */ +#endif #define DCBS_P 0x04 /* L1 Data Cache Bank Select */ #define PORT_PREF0_P 0x12 /* DAG0 Port Preference */ #define PORT_PREF1_P 0x13 /* DAG1 Port Preference */ diff --git a/libgloss/bfin/include/sys/_adi_platform.h b/libgloss/bfin/include/sys/_adi_platform.h index 8e7489b2c..c8c010e75 100644 --- a/libgloss/bfin/include/sys/_adi_platform.h +++ b/libgloss/bfin/include/sys/_adi_platform.h @@ -12,7 +12,7 @@ /* ** Include appropriate header file for platform. -** Copyright (C) 2008, 2009 Analog Devices, Inc. +** Copyright (C) 2004-2009 Analog Devices Inc. All Rights Reserved. */ #ifndef __ADI_PLATFORM_H @@ -62,10 +62,10 @@ #include #elif defined (__ADSPBF504__) #include -#elif defined (__ADSPBF505__) -#include -#elif defined (__ADSPBF506__) -#include +#elif defined (__ADSPBF504F__) +#include +#elif defined (__ADSPBF506__) || defined (__ADSPBF506F__) +#include #elif defined (__ADSPBF512__) #include #elif defined (__ADSPBF514__) @@ -155,10 +155,10 @@ #include #elif defined (__ADSPBF504__) #include -#elif defined (__ADSPBF505__) -#include -#elif defined (__ADSPBF506__) -#include +#elif defined (__ADSPBF504F__) +#include +#elif defined (__ADSPBF506__) || defined (__ADSPBF506F__) +#include #elif defined (__ADSPBF512__) #include #elif defined (__ADSPBF514__)